MEM-3 32K x 8 STATIC RAM

FEATURES:

* 24 ADDRESS DECODING
* FRONT PANEL OR FRONT PANEL LESS OPERATION
* PHANTOM DISABLE
* ADDRESSABLE IN 8K BOUNDARIES
* BOARD DISABLED FOR UNLOADED RAM
* EXPANDABLE IN 1K INCREMENTS
* BIDIRECTIONAL BUSSING ON EITHER DI OR DO LINES
  SO BOARD MAY BE USED AS THE UPPER OR LOWER 8
  BITS IN THE S-100 16 BIT DATA BUSS. (2 boards
  required for 16 bit buss.)
* UP TO 4 WAIT STATES ON XRDY OR PRDY LINES.
* GRID MATRIX PWR LINES, WELL BYPASSED WITH CAPACITORS
  FOR LOW NOISE.

© 1981, MIKOS ENGINEERING
CAUTIONS IN CONSTRUCTION

1. Install all sockets. This may be accomplished by using masking tape to hold down one row at a time then soldering alternate corners of each socket. After all are soldered in this way, go back and reflow each soldered corner while pressing the corner all the way down with a finger, so the socket is flush with the PC board. After all sockets are mounted this way go back and solder all pins. Use a minimal amount of solder to make good connection. Excess solder is wasteful and may cause shorts.

2. Install resistor packs. Pin 1 goes to the left of the board (board is oriented connector toward bottom with component side up).

3. Install all capacitors observing polarity on the tantalum/electrolytic capacitors.

4. Install regulators. Use the 4-40 mounting hardware. Use a star washer on top of the regulators. Mount screws so the head of screw is on the bottom of the board with the nut on top.

5. Install the wire wrap pins. These pins may be supplied in a strip. Cut to appropriate length and install.

6. Before installing board in computer, check for proper operation of regulators with a current limited power supply.

7. Install ICs and run a RAM check.

8. R1&R2. These resistors may be added to the MEM-3 to limit the power dissipation on the LM323. This will allow 500 to 750 ma to be bypassed around the LM323 which allows the use of higher power 2114s, and for higher voltages on the +8 volt. For information in calculation, the upper LM323 powers the upper 5 rows of ICs. The lower LM323 powers the rest. The support ICs consume about 400mA mostly concentrated in the 74LS240s and 741LS243s.

INSTALLATION

1. Addressing to 8K boundaries. Wire wrap from address pins to appropriate bank select pins.

(Refer to the chart below.)

Wire Wrap Group #4 (TS4)

<table>
<thead>
<tr>
<th>bank select</th>
</tr>
</thead>
<tbody>
<tr>
<td>NC BANK1</td>
</tr>
<tr>
<td>0000-</td>
</tr>
<tr>
<td>1FF</td>
</tr>
</tbody>
</table>

address enable
The board is only enabled for banks selected.

Example: Bank 1 to 2000-3FFF
         Bank 2 to 0000-1FFF
         Bank 3 to A000-BFFF
         Bank 4 to E000-FFFF

Jumpers:

2. Address to the upper 8 address lines. Wire wrap to ground each address. For comparison, a grounded connection corresponds to a low on the address line.

Wire Wrap Group 2 (TS2)
GROUND

A23 A22 A21 A20 A19 A18 A17 A16

then on Wire Wrap group 3 (TS3) connect:

if this connection is not made, the upper 8 address lines are disregarded.

Example: Address board to 8BXXXX

Wire Wrap group 2 (TS2)  Wire Wrap group 3 (TS3)

3. Phantom. For phantom jumper

Wire Wrap Group #3 (TS3)

if this connection is not made, Phantom is disregarded.
4. Write Function. If mwrite is used, then jumper Wire Wrap group #6 (TS6)

```

```

If PWR is used, then jumper Wire Wrap group #6 (TS6)

```

5. Output Buffers. For normal operation using 8-bit DI&DO lines. Jumper Wire Wire Wrap Group #5 (TS5)

```

No connection on Wire Wrap Group 7

For bidirectional Data on DO lines, jumper Wire Wrap Group #5 (TS5)

```

and pull U14 and U15.

For bidirectional Data on DI lines, jumper Wire Wrap Group #7 (TS7)

```

and pull U12 and U13.

6. Wait State.

NOTE: Wait states will only work properly when each bank of 8K is full. Wait states will also be applied if any RAM is missing in that 8K. Therefore it is recommended that only RA that will be operated with no wait states be used if this memory is used in less than 8K boundaries.

Wire Wrap Group #1 (TS1)

<table>
<thead>
<tr>
<th>XRDY</th>
<th>PRDY</th>
</tr>
</thead>
<tbody>
<tr>
<td>•</td>
<td>•</td>
</tr>
<tr>
<td>•</td>
<td>•</td>
</tr>
<tr>
<td>•</td>
<td>•</td>
</tr>
<tr>
<td>•</td>
<td>•</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

AT 2MHz
1 wait = 500nsec
2 wait = 1000nsec
3 wait = 1500nsec
4 wait = 2000nsec
no wait no connection

no Wait States are applied if no connection is made.

Example: 1 usec at PRDY

```

4.
7. Less than 8K. By removing RAM the output buffers are disabled and allows PROMs on an appropriately designed PROM board to be used. As many holes as desired may be put into this board without affecting its operation. Each bank is oriented with the lower address at the bottom and the upper address at the top. (NOTE: The left and right most banks are broken by 74LS155. These may be disregarded in the pattern of RAM location. This function may be defeated by removing U19.)
Figure 3. Component Side
Figure 4. Solder Side
10.
8. The MIKOS ENGINEERING product you have purchased is guaranteed for a period of ninety (90) days from date of purchase from your dealer against defects in manufacturing. Upon receipt of the defective board by MIKOS ENGINEERING, pre-paid freight, the board will be cheerfully replaced and the shipping charges incurred by you will be repaid. The guarantee is limited to replacement of the board with an equivalent board, even though the board may be defective through negligence in manufacturing or through other fault.

9. For future reference, a print of the front and back traces of the MEM-3 is shown.

10. We sincerely hope that the MEM-3 will give you long and satisfactory service. If you have any problems with the MEM-3, or if you just want to comment on the board, please write to me personally.

Chuck Naegeli
MIKOS ENGINEERING
P.O. Box 955
El Granada, CA 94018
415-728-9121