THE PRO-80

ASSEMBLY
AND
OPERATIONS
MANUAL

PROTEC reserves the right to make changes at any time without notice to this publication and/or to the PRO-80 microcomputer. The information contained herein is believed to be accurate. However, PROTEC assures no responsibility for its user; nor any infrigements of patents or other rights of third parties which would result.

Copyright (c) 1981 by PROTEC. World rights reserved.

No part of this work may be reproduced, recorded or distributed in any form or by any means without the written permission of PROTEC.

On deposit at the National Library 3rd trimister, 1981.

TABLE OF CONTENTS

INTRO	OUCTION	. 1
I. TI	PRO-80 ARCHITECTURE 1 Introduction. 2 The Z-80. 3 Memories. 1.3.1 Memory Mapping. 4 Port Decoding. 5 The Z80-PIO. 6 Keyboard Scanning and HEX Display. 7 Cassette Tape Interface. 8 Single Step. 9 Oscillator. 10 Power Supply. 11 S-100 BUS.	
II.	SEMBLY	
	2.1 Introduction 2.2 Resistances 2.3 Capacitors 2.4 Integrated circuits 2.4.1 Integrated Circuit Mounting 2.5 Soldering 2.6 Assembly, 2.7 Preliminary Checking	11 12 13 14 14 15
III.	HE MONITOR	
		21 21 22 23 24 25 26 26 27 27 27 27 27 27 27 30 30 30 30 30 30 30 30 30 30 30 30 30
	3.9 Cassette Read	J1 31

IV APPLICATION PROGRAMS

	4.	2	Chase Traff Digit	ic	Ligh	hts.							 	٠.	٠	٠.	•	 •	٠.	٠	•	 35
ANNE	X 1	. 1	PRO-	-8 o	DIA	GRAM	i • •,						 •	 ٠.			•					 44
ANNE	X 2	2 :	PRO-	-80	MON	ITOF	2					• •	 	 ٠.	•			 •		 •	•	 48
ANNE	x 3	3 :	RST	"RJ	ESTA.	RT'"	INS	STF	₹UC	T	[0]	Ν.		 								 63

INTRODUCTION

The Z-80 microprocessor has had a successful existance for 5 years. During this time the Z-80 has exceeded all hopes and expectations of the industry.

The powerful set of 158 basic instructions, (696 with the different addressing modes), the indexing capability and 16 bit arithmetic operation gives the Z-80 features that are found only in a minicomputer. The 8 addressing modes and 3 interupt modes combined with the block transfer instructions make the Z-80 a hard to beat 8-bit microprocessor. Furthermore, the 8080-A instruction set is a subset of Z-80 instructions. This permits programs written for 8080-A to be used directly with the Z80, allowing the user to choose from among the thousands of programs already available.

Manufacturers have lost no time in putting this powerful worker to the test. The microcomputers built around the
Z-80 and oriented toward the small and medium sized business
are multiplying with profusion, leaving a rather embarrassing
amount of choice to eventual users of this type of computer.
Meanwhile, there doesn't exist a truly economical and educational system that meets the needs of students, teachers,
experimenters or anyone who wishes to know or evaluate at a
reasonable price the performance of this wonderful machine,

the Z-80.

It is precisely this void that we wish to fill in offering the PRO-80, we have designed it with care for maximum versatility, we have given it a \tilde{S} -100 bus allowing the user to expand his system at will by choosing from various modules already available on the market. We have provided wire wrap space for experimentation and building process control circuits on the same prime circuit board. The PRO-80 also has two parrallel input/output ports (280-PIO) permitting access to external peripheral equipment. These two ports possess 3 bits each, and each bit can be controlled by software. These assure the user control of 16 individual lines for particular applications. The Z80-PIO also has an internal interupt control and two pairs of lines for external exchanges (handshake). An interface for an audio cassette recorder provides the user with an economical means of recording programs and data directly on minicassette tapes.

The PRO-80 memory is made of 1 Kbyte of RAM expandable on the board to 2 Kbytes. A third Kbyte of EPROM contains the monitor which performs several powerful functions such as memory examine and change, register examine and change, next memory location, next alternate register and a single

step operation mode, that provides you with the capability to execute and debug your program one instruction at a time. Other functions such as reset, program execute and cassette read-write are also featured on the PRO-80 monitor.

A hex keyboard, with 8 additional keys is used to load data and programs and to initiate the different functions of the monitor. Six "seven segment" digits are used to display the memory addresses, the Z-80 registers, the alternate registers and their contents.

The PRO-80 requires only a 5 volt, 1 ampere power supply. We have incorporated a 5V/1A voltage regulator so that only an 8 volt, 1 ampere transformer-rectifier is required to complete the PRO-80 power supply; this power pack is available through PROTEC.

Chapter 1 of this manual introduces the PRO-80 architecture. The basic components of the system are briefly described. Readers should however, have some background in microcomputers to fully understand the whole system design and operation. For beginners, this technical manual will be insufficient. Therefore, we refer them to a more detailed book, specially written for the Z-80, "Programming the Z-80" by Rodnay Zaks, Sybex.

Chapter II describes components such as resistors, capacitors and intergrated circuits. The beginner will learn to identify every component of the PRO-80. We have given all the instructions required for the assembly and testing of the PRO-80 microcomputer.

Chapter III describes the operation of the monitor. Every function of this program has been described, and several examples are given so as to better understand their mode of operation.

Chapter IV deals with three simulations: a light chaser, a traffic light and a digital clock.

I The PRO-80 Architecture

1.1 Introduction

The complete electronic diagram of the PRO-80 is shown in Annex 1. A simplified version of this diagram is given in figure 1.1 which explains the functions carried out by the main components of the system.




Figure 1.1: The PRO-80 Architecture

1.2 The Z-80

This microprocessor is made up of nearly 8000 transistors and is the brain of the PRO-80. It is almost a microcomputer in itself, consisting of three main units: the arithmetic and logic unit (ALU), the control unit and the internal memory unit.

Depending on the instruction being processed, the ALU can execute logic operations such as and, or, exclusive or, shift left, shift right and so on... It can also execute arithmetic operations such as increments, additions, etc...

The control unit is the system's management center, It controls the various steps of the process. Depending on the system's status and the instructions sequence, this unit generates the right signals to access external memories, to route all necessary information to the ALU, to the various registers, or to manage exchanges with the peripherals.

The Z-80 internal memory unit is the only one that features 22 registers for a total memory capacity of 207 bits. These registers are used to store information generated by the CPU or by any external component. This memory features (*):

- Two sets of identical 8-bit registers, each set consisting of an accumulator (A), a flag register (F) and three pairs of registers (B C, D E, H L) that can be used separatily or in pairs as 16-bit registers.
- An 8-bit interrupt register (I) which allows a minimal access time to a service routine in any memory location. In the interrupt mode, the I-register holds the high byte of the routine address. The low byte is generated by the peripheral requesting the interrupt.
- 7-bit register (R) is used to refresh the dynamic memories.
- Two 16-bit registers (IX and IY) are used for indexed addressing. In this addressing mode, the register (either IX or IY) contains a reference memory location. An additional byte included in the indexed instructions gives the offset relative to the reference address
- A stack pointer (SP), which holds a 16-bit address of the top stack located in an external system RAM memory. The stack operates in a "last in, first out" manner which allows the last information added to the stack (PUSHED) to be the first removed (POPED).
- (*): See cover of the "Microreference Manual", Mostek.

- At last, the program counter (PC) which holds the 16-bit address of the current instruction being fetched from the memory.

Further information can be found in the "Z-80 CPU Technical Manual" by Mostek or Zilog.

1.3. MEMORIES


Memories are made up of individual cells, capable of storing information. The memory capacity is expressed in binary digits called bits, or more often in bytes consisting of 8 bits. A 1 Kbyte memory consists of 210(i.e. 1024) bytes of 8 bits each.

There are two basic categories of memory. The first one is the read only memories (ROM) which stores information permanently: its content remaining always unaltered even when the electric power supply is shut off. The ROM content is wired in by the manufacturer. However, different kinds of ROM such as PROM and EPROM allow the user to pattern his own ROM. The PROM can be programmed by the user while the EPROM are erasable and reprogrammable, provided a special procedure is followed.

The second category of memory is the RAM (Random Access Memory) in which reading and writing operations are software controllable and information is randomly accessed. In this type of memory, information is lost when the electric power is shut off.

The PRO-80 has 1 Kbyte EPROM (U7) that holds the monitor program even when the power is shut off. A user 1 Kbyte RAM (U2 and U3) has been provided and allowance has been made for an extra Kbyte of RAM (U4 and U5).

The more experienced reader can easily obtain an extra Kbyte of EPROM for his own personal use: Instead of grounding pin #19 of the 2716 chip (2 Kbyte EPROM), this pin should be connected to A-10. The following change would then be necessary to allow access to the second Kbyte of EPROM:



1.3.1 MEMORY MAPPING

Table 1.1 is a summary of a memory map. We can see with it that the monitor is located in the first Kbyte of memory (address locations 0000H(1)to03FF H. It also uses the last 122 bytes of the RAM (locations 1386H to 13FFH). Therefore, the programmer is not allowed access to these locations. The 0400H to OFFF addresses are not used by the system except when a second Kbyte of EPROM is made available. The user's RAM is located between 1000H and 1385H. Locations 1386 to 13BA are used for both user and monitor stack pointers. Locations 13BBH to 13CFH are used to route the RST instructions (see annex3). The optional Kbyte of RAM is located between 1400H and 17FFH.

Locations	Functions	Comments
0000H to 03FFH	Monitor (U7)	Executes the PRO-80 functions
0400H to OFFFH	Unused	Except when the second Kbyte of EPROM is made available (0400 to
1000H to 1385H	RAM(U2-U3)	07FFH). User's memory area
1386H to 13AOH	User's stack pointer	RAM locations for user's stack
13AIH to 13BAH	Monitor's stack pointer	RAM locations for monitor's stack
13BBH to 13CFH	Monitor varia- bles	For more detail, refer to Annex 2
1400H to 17FFH	RAM(U4-U5)	l optional Kbyte of RAM
1800н	Unused	

Table 1.1: Memory Map List

(1):H: Hexadecimal.

This memory mapping requires an address decoder. This is carried out by the 74LS139 chip (U6) which also decodes the PRO-80 input/output ports.

1.4. PORT DECODING

In microcomputers, the information exchange between the CPU and its peripherals is handled by the input/output ports. Port addressing in the Z-80 requires 8 bits. This gives a possibility of 2 or 256 addressable ports. The PRO-80 uses 4 blocks consisting of 4 ports each detailed as below:

Addresses	I/O Ports
40H to 43H	PIO
44H to 47H	Hexadecimal keyboard
48H to 4BH	Display digits
4CH to 4FH	Display segments

Table 1.2: Input/output ports organization.

Keyboard reading, digit display and segment setting functions actually require only one port each. However, to simplify our design, we have dedicated 4 ports to each function, ports 44H to 47H therefore have exactly the same function, and either one can be used to initiate unit 11. The same applies to ports 48H to 4BH (U10) and to ports 4CH to 4FH (U9).

The PIO (Parallel Input/Output) however requires 4 separate ports. Their locations are given in the following paragraph.

1.5. The Z80-PIO

The PIO has two input/output parallel ports (A&B), these ports are TTL compatible and can interface the PRO-80 with an ASCII keyboard, video monitor, card reader, printer and with a wide range of other peripherals. Each port has a control register that allows it to operate as an 8-bit input port or an 8-bit output port. Port A can also operate as an 8-bit bidirectional bus. Programming of such control registers is summarized on page 25 of the "Micro-Reference Manuel". Further information can be found in the Z-80-PIO Technical Manual" by Mostek/Zilog.

The PRO-80 input/output ports and control registers are decoded as shown below.

ADDRESS LOCATION	PORTS
40Н	A Data Register
41 H	B Data register
42H	A Control Register
43H	B Control Register

Figure 1.3: PIC port addressing

For more convenience, the data lines and "handshake" control signals have been connected to the S-100 bus on the FRO-80.

1.6. KEYBOARD SCANNING AND HEX DISPLAY

The PRO-80 monitor executes these 2 functions simultaneously. When the "RES" key is depressed, the monitor resets the RAM variables and starts the hex keyboard and display scanning.

Data is sent to the display via unit 9 (port 4CH). The common cathode of the digit to be lighted is reset via unit 10 (port 48H). The logical "O" received from this port is also applied to a keyboard row. The digit is held on for a while and the monitor takes a reading of port 44H (unit 11) to check if a key in that row is depressed. New data is sent to the next digit, the monitor takes another reading of port 44H and the keyboard/display scanning continues.

1.7. CASSETTE TAPE INTERFACE

The audio frequencies recorded by a cassette tape are much lower than those used in microcomputers. To be recorded the information must be made audible before it can be applied to the microphone or auxiliary input of a cassette recorder. The PRO-80 uses a format similar to the Kansas City Standard for program recording. "1"s are coded by a 2400Hz signal,"0"s by a 1200Hz signal and the data rate is approximately 300 bauds. Each recorded byte contains one start bit and one stop bit (both are zeroes). A recording of null bytes serves as a program delimiter(a 10 second pause as leader and a 5 second pause as trailer). Programs are recorded serially via data line D6 of port 48H (pin #20 of UIO). The signal is applied to low pass filter for high frequency suppressing. A voltage divider allows the cassette recording through the mic or auxiliary input. The PRO-80 comes wired with an output which must be connected to the auxiliary input of the cassette recorder.

In order to use a mic input, the following changes must be done to the traces located under R41:

The cassette RAM transfer is done through the recorder's earphone output. The signal is squared by an amplifier inverter and then decoded by U2O and U19.

A second signal applied to pin #14 of U11 is used by the monitor for synchronization purposes during its serial to parrallel conversion.

1.8 SINGLE STEP

This fonction is carried out by a special logic under the monitor control. It provides a powerful debugging tool, allowing the programmer to execute the program under development one instruction at a time. Depressing the "SST" key causes output "3" of U22 to go low. The falling edge of this signal is used to transfer a "0" to the output Q of U21 (input 9 of U23). As soon as the execution of an instruction contained in the RAM begins, "Œ" of the PROM becomes high. It is inverted by U24, and a "0" is applied to the second input of U23 (pin #10). The output of this gate then becomes low. At the falling edge of MI generated by the Z-80 during the fetch cycle, the "0" is transfered to the input A of the U20 flip-flop. This FF generates a pulse on the non-maskable interrupt of the Z-80 (NMI). As soon as the instruction has been executed, control returns to the monitor, the address of the next instruction and the accumulator content are displayed.

1.9 OSCILLATOR

The clock signal that runs the Z-80 is generated by an oscillator using two inverters of U24. This oscillator is controlled by a 4MHz crystal. The output signal is divided by 2(U19) and applied to the Z-80 input clock.

1.10 POWER SUPPLY

The 7805 (U18) built into the PRO-80, generates a regulated 5 Volts at 1 Amp. It needs only 7.5 to 8.5 Volts, 1 Amp. transformer rectifier and a 2200 $\mu F/16V$ electrolytic capacitor, to complete the Pro-80's power supply. Capacitors C4, C5,& C6 are used to maintain a more stable output voltage.

1.11 S-100 BUS

Standardization has been sacrificed to increase flexibility so that almost all control signals used by the PRO-80 have been connected to the S-100 bus and are properlyidentified by a legend. The user can cut traces of unnecessary signals. He also can modify these signals in the wire wrap area, create other signals, connect them to the S-100 bus, etc... The Pro-80 offers maximum flexibility. The only limit is your imagination.

II ASSEMBLY

2.1. INTRODUCTION

Readers with some prior experience in the field of electronics may want to glance at the contents of the next four paragraphs. Others, however, should pay paticular attention to every detail given below. They can start to assemble the circuit only when each component has been identified.

2.2. RESISTANCES

Resistances are defined by their value in ohms (Ω), Or in kiloohms ($1K\Omega = 1000\Omega$) and by the tolerance relative to this value. Each resistance has different color bands to identify its value and tolerance (See figure 2.1)




Figure 2.1. Resistance value and tolerance code.

The first and second bands at the end of a resistance represent the first and second significant digits respectively, the third band indicates the multiplier factor(or power of 10); the fourth can be gold or silver and identifies the tolerance given to the resistance value. The following table lists the color code of resistances:

COLOR	SIGNIFICANT DIGIT	MULTIPLIER	TOLERANCE
black	0	1	
brown	1	10	
${f red}$	2	100	
orange	3	1,000	<u> </u>
yellow	4	10,000	
gre e n	5	100,000	
blue	6	1,000,000	
purple	7	10,000,000	***********
gray	8	100,000,000	
white	9	1,000,000,000	
gold	· · · · · · · · · · · · · · · · · · ·		5%
silver			10%

Example: The value of a resistance with yellow, violet, red and gold bands is: $47 \times 100 n + 5\% = 47 \times 10^{2} n + 5\%$ or $4.7 \text{ k}\Omega + 5\%$


2.3 CAPACITORS

There are different types of capacitors. The PRO-80 kit includes a tantalum capacitor and several disc capacitors. (See figure2.2 for proper identification.)



Figure 2.2.: Capacitors used in the PRO-80 kit.

The value of disc capacitors is generally given with its maximum allowable voltage. This value can be expressed directly in micro Farads (µF)



0.068 µF capacitor, maximum 30 volts

It can also be expressed in pico Farads (pF), with two significant digits followed by a multiplier

Example



Capacity value of 47x10³pF= 47000pF = .047 jrF, 25 volts maximum.

Note: $l\mu F = 1,000,000 pF$

2.4. INTEGRATED CIRCUITS

Integrated circuits do not all look alike. The most common type is called a DIP or "Dual In Line Package". DIP IC pins are numbered, so we must first identify pin #1 and by travelling counterclockwise determine pin numbers 2,3,etc... Several standards are used to iden tify pin #1. The following figure indicates most of these standards.




Figure 2.3.: Orientation of intergrated circuits

Note that it is essential to determine the correct position of integrated circuits before inserting them in their sockets. In the Pro-80, all IC's are placed so that pin #1 (identified by a white dot on the printed board) is at the upper left hand corner when the hex keyboard is at the lower right hand corner...

2.4.1 INTEGRATED CIRCUIT MOUNTING

Integrated circuits usually come packaged with their rows of leads spread apart so that the space between the leads is slightly larger than the space between the socket holes in which the leads are to be inserted. Straighten the leads at 90° before inserting them into their socket holes. This must be done on a flat surface covered with a piece of aluminum foil (preferably grounded). IC pins such as those of the 2716, 2114, Z-80 CPU or Z-80-PIO should never be touched, otherwise these IC's would be damaged.

2.5. SOLDERING

Up to 90% of the defects are due to a bad soldering joint. The job must be done perfectly. We suggest that beginners practice with pieces of wire before trying their skills on the PRO-80 components.

Use a lead and tin solder (60/40 ratio), 20 or 22 guage. NEVER use an acid solder, it will corrode and rapidly damage printed circuits rendering the system inoperative.

The soldering iron must not be a heavy duty type: a 30 to 40 watt iron is enough for electronic soldering. The iron must be kept clean by wiping its tip with a damp sponge or cloth.

Components must be rid of all foreign matter before soldering. Place the tip of the iron on the spot where the wire and printed circuit meet. The tip must rest firmly on both elements. Apply the solder and watch carefully: the iron must be removed as soon as the compound starts to spread around the connection. Too much soldering can bridge two traces of printed circuits. Remove the iron and check the connection. It must be shaped like a funnel, be smooth and shiny. A "cold solder" looks rather dull and is often due to insufficient heat.

On the other hand, too much heat may damage the components and the board. Try to find a happy medium. The iron should be applied no more than two or three seconds. After each soldering, cut the excess wire as close as possible to the connection and start over for the next connection.

2.6. ASSEMBLY

Consult your layout and parts list to identify each PRO-80 component. Get your iron and follow these directions:

- 1. Each north-south end of the printed board has three holes in which to insert the feet of the PRO-80; tighten the screws finger tight.
- 2. Mount and solder the following resistances:
- a- 10K, ½W, 5% (Brown-Black-Orange) .R14, R15, R16, R13, R12, R11, R10, R9, R7, R8, R6, R1, R2, R3, R4, R5, R18, R19, R22, R20, R17, R21
- b- R28, R29, R30, R31, R25, R26, R39
- c- 10, ½W, 5% (Brown-Black-Black) .R32, R33, R34, R38, R36, R35, R37.
- d- 1K, ½W, 5% (Brown-Black-Red) .R23, R24, R40
- e- 2K, ¼W, 5% (Red-Black-Red) .R27.R45
- f- 24K, $\frac{1}{4}$ W, 5% (Red-Yellow-Orange) .R46
- g- 27K, $\frac{1}{4}$ W, 5% (Red-Purple-Orange) .R44
- h- 100K, $\frac{1}{4}$ W, 5% (Brown-Black-Yellow) .R41
- i-4.7K, $\frac{1}{4}$ W, 5% (Yellow-Purple-Red) .R42
- j- 120, ¼W, 5% (Brown-Red-Brown) .R43




Figure 2.5 : PRO-80 LAYOUT

PARTS LIST

LABEL	QUANTITY	DESIGNATION	COMMENTS
U1 U2, U3 U6 U7 U8 U9,U10 U11 U12-U17 U18 U19,U21 U20 U22,U23 U24 Q1 R1-22,25,26, 28-31,39 R23,24,40, R27,R45 R32-R38 R41 R42 R43 R44 R46 C1 C2 C3 C5 C7, C10 C8 C9 C4,C6,C11-C19 XTAL D1 D2	121112161212119 3271111111112111111234351426	Z-80 CPU 2114 74LS139 2716 (or 2516) Z-80 PIO 74S412 74LS367 FND367 7805 74LS74 74LS32 74LS32 74LS04 2N3904 Resistances1K Resistances2K " 10 " 100K " 4.7K " 120 " 27K " 24K Capacitor 22opF " 0.47uF " 0.001uF " 22 ur " 0.005uF " 0.02uF " 0.047uF " 0.047uF Crystal TIL 220 1N914 40 pins socket 14 pins socket 15 pins socket 16 pins socket 16 pins socket 17 pins socket 18 pins socket 19 pins socket 19 pins socket 19 pins socket 10 pins socket 11 pins socket 12 pins socket 13 pins socket 14 pins socket 15 pins socket 16 pins socket 17 pins socket 18 pins socket 19 pins socket 19 pins socket 19 pins socket 10 pins socket 11 pins socket 12 pins socket 13 pins socket 14 pins socket 15 pins socket 16 pins socket 17 pins socket 18 pins socket 19 pins socket 19 pins socket 19 pins socket 10 pins socket 11 pins socket 11 pins socket 12 pins socket 13 pins socket 14 pins socket 15 pins socket 16 pins socket 17 pins socket 18 pins socket 19 pins socket 19 pins socket 19 pins socket 10 pins socket 11 pins socket 11 pins socket 12 pins socket 13 pins socket 14 pins socket	Tantalum Ceramic(or 0.0047) Ceramic Ceramic Ceramic 4Mhz Light emitting diode Switching diode

3. Mount and solder the following IC chip sockets:


```
a- 14 pins : U21-U22-U23-U24-U19
```

b- 16 pins : U6-U11-U20

c- 18 pins : U2-U3-U4-U5

d- 24 pins : U7-U9-U10 e- 40 pins : U1-U8

4. Mount and solder the 7 segment digits as follows UP



- 5. Mount and solder the D2 diode (band on left hand side) and the D1 LED the groove must be oriented towards the white dot on the printed circuit
- 6. Mount and solder the following capacitors:

a- 0.1µF : C4, C6, C11, C12, C13, C14, C15, C16, C17, C18, C19

b- 220pF : C1


c- 0.47µF : C2

d- 0.001µF : C3 e- 22 µF : C5, the red dot must be placed <u>downwards</u>.

f- 0.005µF : C7, C10

g- 0.02µF : C8

7. Mount and solder the XTAL crystal and Q1 transistor. The transistor should be placed as indicated below:



- 8. Mount and solder the U18 regulator.
- 9. Mount and solder the four push button keys.

10. Before mounting the keyboard, carefully straighten its pins placing them so that they appear on the flip side of the board, then apply enough solder to secure the connection.

Identify each key as in figure 2.6.




Figure 2.6 : Keyboard Layout

11. Mount and solder the audio connectors as illustrated in the figure below.



BOTTOM VIEW

Figure 2.7 : Audio Connectors Mounting.

12. If the second Kbyte of EPROM is not used, ground pin #19 of U7. (Solder bridge pins #19 & 20 of U7)

2.7. PRELIMINARY CHECKING

Connect an 8 volt, 1 ampere D.C. supply to the two feeding points in the upper right hand corner of the PRO-80. Please check the polarity (the + is up and the - is down). If you use the PROTEC power supply pack, the white wire must be connected to the +8 volts. When the power supply is connected, the third pin of U18 (display digit side) must be at +5V relative to its middle pin (ground). If that is not the case, check the solder joints and make sure there is no short circuits. DO NOT proceed to the next step before obtaining the required voltage.

Shut off the power supply and mount the integrated circuits observing the proper orientation (pin #1 on the same side as the white dot on the board).

_	U2-U3	3					 	2114	
	116						 		
_	1110-1	121					 	74LS74	
-	U22-U	123.		• • •	• • • •	• • • • •	 	74LS 32	
-	U24.		• • •	• • •	• • • •	• • • • •	 	74LS04	
	1111						 		
	774 A T	T^							٠,
_	117))
_	111						 		
-	U8						 	z-80 PIO	

Double check the orientation of the integrated circuits and make sure all pins fit securely in their holes.

The PRO-80 is now ready. Turn it on and depress the Res Push button. The " " prompt symbol must appear in the first leftmost digit position.

Everything is in order. Perfect ! Proceed to the next chapter.

If the " " " prompt symbol does not appear, shut off the power and double check the connections. Unwanted bridges, cold solder joints and overlooked connections are often to blame.

If you can't find any fault in the connections and if you don't have the proper troubleshooting equipment, contact your dealer or write to PROTEC at:

B.O. 271 St-Laurent Branch, Montreal (Quebec) Canada. H4L 4V6

III THE MONITOR

3.1. INTRODUCTION

If the microprocessor is the brain of any microcomputer, the monitor program is its heart. Without a heart, the brain cannot function on its own. The monitor complexity may vary, but this program is always there to decode and manage the input/output transfer, and to help the programmer to load and debug his program. The PRO-80 monitor is stored in a non-volatile 1 kilobyte memory and allows the programmer to have a complete control over every function as further discussed below.

3.2. THE RES PUSH BUTTON KEY

When this key is depressed, the processor is reset and the program execution begins at the first starting address 0000H. The PRO-80 monitor is located in the first kilobyte of the system's memory, so the 0000H address contains its first executable instruction. Depressing the RES key will cause the execution of the monitor program. The monitor initiates the user's stack pointer to address location 13A0H, resets the RAM variables and enters the MEMORY EXAMINE MODE. The system displays the " " " prompt symbol and starts scanning the keyboard for any new user entry.

3.3 MEMORY EXAMINE

This function is used to enter a new program or to examine and change the content of a memory location. The memory examine mode is used as below:

- . Depress the MEX key. The monitor responds by displaying the " " prompt symbol.
- . Key in the four hex digit memory address (high digit first).
- . Depress the NEX key. The content of that memory location is displayed in the two data digit positions.

If the NEX key is depressed before the four address digits have been entered, no data is displayed and the monitor waits for the remaining address digits.

Displayed data can be changed simply by keying in new data and depressing the NEX key. This key causes the monitor to update the content of the memory location. The address is incremented by one and the content of this new location is displayed.

IMPORTANT:

When the PRO-80 has a one kilobyte RAM, the user's memory is located between 1000H and 1385H. (Consult the memory map list)

3.3.1. APPLICATION

Connect the PRO-80 to an +8 Volt, 1 ampere power supply and depress the following keys:

uopi oli	3 ,	·
- RES		
-110	1 1 0	
-14 EX	1 1 0	Incomplete address: nothing happens. the monitor waits for the fourth digit.
- O	1 1 0 0	
- NEX	1 1 0 0 X X	The two digits XX represent the content of memory address location 1100H. Change by keying in a new data. EX: 12H
- 1	1 1 0 0 1 X	
- 2	1 1 0 0 1 2	12H is displayed but the location 1100H is updated by the monitor only when the NEX key is depressed. In case of error, new data cambe keyed in as many times as necessary. Depressing the NEX key validates the data.
- NEX	1 1 0 1 X X	12H data is transferred to 1100H location. The memory address is incremented and the content of new address is displayed
- MEX		Return to memory examine mode.
- 1100	1 1 0 0	

1 1 0 0 1 2

The new content of the memory location is displayed.

The procedure is simple and will be easily remembered if you try it out two or three times with your own data.

3.4. REGISTER EXAMINE

NEX

The PRO-80 uses an image register for each Z-80 register accessed by this function. The monitor transfers the content of the image registers to the microprocessor corresponding registers before each program execution, or single step execution. Conversely, the content of the Z-80 registers is retransmitted by the monitor to the image registers after each instruction is executed in the SINGLE STEP mode. This enables the user to:

- 1. Load a register before a program execute.
- 2. Examine or change during an execution in the single step mode, the content of the 8-bit registers A,B,C,D,E,F, and their corresponding alternate registers; the content of the 16-bit registers IX and IY, as well as those the program counter PC and the stack pointer SP. The procedure is described in the following paragraphs:

3.4.1. 8-BIT REGISTERS

- . Depressing REX key initiates the register examine mode. The letter " r " appears in the high address digit display.
- . Key in the desired register.
- . Depress the NEX key. The content of the register is displayed in the two data digit positions.
- . To modify the content, key in the new data and depress the NEX key.
- The monitor updates the content, displays the alternate registers and its content with the letter A (alternate) in the Low address position.
- . The same basic steps apply to change the alternate register content.
- . The NEX key initiates a new cycle which begins with the starting register.
- Repeat by depressing the REX key to examine or change the content of other registers or alternate registers.

3.4.2 APPLICATION

The purpose of this exercise is to examine and change the contents of registers A and alternate A, and to check their new contents which will be IAH and 3EH respectively.

- REX	r	Register examine mode
- A	A	Selected register
- NEX	A X X	$(A)^{(1)} = XX$
- 1 A	A 1 A	The new content of A is displayed but is not yet recorded in the image re-
- NEX	A A X X	gister. The content of A is now 1AH; the alternate A register is automatically displayed with its con-
- 3E	A A 3 E	The content of A' is not yet updated: new data can be keyed in to correct any error.
- NEX	A 1 A	Uptade of (A'),(A)=1A
- NEX	A A 3 E	(A')=3E
_ REX	r	Return to the REX to exa- mine or change the content of another register.

NOTES:

- 1. The prime mark "'" indicates the alternate register.
- 2. It is important to remember that the monitor makes changes on the image registers, and a program execute or single step execute is required for effective changes in the microprocessor registers.
- (1) the brackets denote the content of register(or memory location).

3.4.3 16-BIT REGISTERS

The same basic steps apply. The only difference is that the content of these registers is expressed by 4 hexadecimal digits. Use the following procedures:

- . Depress the REX key.
- . Key in the desired register.
- . Depress the NEX key. The monitor displays the high byte of the register's content. This byte can be changedusing the procedure described above for the 8-bit register.
- Depressing the NEX key again causes the monitor to update the high byte and to display the low byte with the "__" identification symbol.
- . Data is modified following the same procedure.
- . Depressing the NEX key a third time causes the low byte to be updated and the high byte to be displayed. The cycle is repeated.
- . Depress the REX key and repeat the same procedure to examine or change the content of other registers.

3.4.4. APPLICATION

The purpose of the exercise is to examine and change the content of the program counter (PC) and to check its new content. We will be changing the content to 1000H.

- REX	r	Examine register mode
- PC (5)	5	Selected register
- NEX	5 X X	The high byte in the PC is XX.
- 10	5 1 0	The new byte is displayed but is still not recorded.
- NEX	5 - X X	The high byte has been updated and the low byte is
- 00	5 - 0 0	displayed The new value of the low byte is now displayed.

_	NEX	5	1 0
_	NEX	5	- 0 0
-	EXR	r	

The low byte is updated and the high byte is displayed with its new content.

The new value of the low byte is 00H.

Return to the REX mode to examine and change another register.

3.5 NEXT MODE

This function is used in the REX mode and the MEX mode. The basic steps have already been explained in paragraphs 3 and 4 and are summarized below.

3.5.1. MEX MODE

- . Depressing the NEX key causes the content of a memory address to be displayed
- . When the NEX key is depressed a second time, the monitor executes the following operations:
 - It updates the content of the addressed memory location.
 - It increments the address.
 - It displays the incremented address with its content

3.5.2 REX MODE

3.5.2.1. 8-BIT REGISTERS :

- . Depressing the NEX key causes the content of the register to be displayed.
- . When the NEX key is depressed a second time, the content displayed in the two data digits is recorded in the image register. The alternate register is then displayed with its content and the letter A (Alternate).
- . When the NEX key is depressed a third time, the monitor updates the alternate image register and displays the content of the starting register. The cycle is repeated.

3.5.2.2. 16-BIT REGISTERS

- . Depressing the Nex key causes the high byte of the register content to be displayed.
- . When the key is depressed a second time, the high byte is updated and the low byte is displayed with the "__" symbol.
- . When the key is depressed a third time, the low byte is updated and the new value of the high byte is displayed as in the beginning of a new cycle.
- . Practice using your own data to get the feeling of the NEX mode.

3.6. EXECUTION

All programs are merely a set of instructions to be executed sequentially. Sequencing is done by the program counter (PC) which contains at any given time the address of the next program instruction to be executed. Before the EXe key is activated, the PC must be loaded with the address of first program instruction. Once the EXe key is depressed, control remains in the user's program right to the end of the execute operation or until the RES key is depressed.

3.6.1. APPLICATION

The purpose of this exercise is to load 40H into A register, to add OEH to the A content and to store the result into the 1100H memory location. These operations are to be executed by the following program

ADDRESS	MACHINE CODE	MNEMONIC	COMMENTS			
1000 1001	3E 40	LDA, 40H	Load 40H into the A-register			
1002 1003	C6 OE	ADDA, OEH	Add OEH to the content of A and record the result in A.			
1004 1005 1006	32 00 11	LD(1100),A	Transfer the A content to the 1100H memory location.			
1007	76	HALT	STOP			

The MEX and NEX modes are used to load this program as described in paragraph 3.3.

+ MEX		Memory examine mode
- 1000	1 0 0 0	Address of the first ins- truction
- NEX	1 0 0 0 X X	Content of this address=XX
~ 3E	1 0 0 0 3 3	Change this content
- NEX	1 0 0 1 X X	Update and and automatic address increment
- 40	1 0 0 1 4 0	Next byte
- NEX, C6	1 0 0 2 C 6	
- NEX, OE	1 0 0 3 0 E	
- NEX, 32	1 0 0 4 3 2	
- NEX, 00	1 0 0 5 0 0	The low address byte is al-
- NEX, 11	1 0 0 6 1 1	ways loaded before the high byte in an instruction.
- NEX, 76	1 0 0 7 7 6	
- NEX	1 3 0 3 X	Always depress the NEX key to apdate the last entry.

This program is now stored in the RAM and is located between memory addresses 1000H a. d 1007H. Let's now check if the 1100H memory location contains the result of the addition.

- BILLY							
- 1100, NEX	1	1	0	0	Х	Χ	(1100)=X

The content of the 1100H memory location is not equal to 4EH (40H+0EH=4EH). That's because the program has not yet been executed. Also, it is a good practice to check the program before executing it. After the program has been checked, set the PC to the address of the first instruction (1100H) then depress EXe:

- REX - PC(5), NEX	5 X X	Register examine
- 10 - NEX - 00, NEX - EXe	5	Update and display the low byte Update the low byte and display the high byte. Execution: the user's program takes the control, the display goes dark.

We should check the content of 1100H to make sure that the program has been properly executed.

- RES	П					
- 1100. NEX	1	1	0	0	4	E

We find that the content of the 1100H memory location is the sum of 40H and OEH.

3.7. SINGLE STEP

This function is initiated by the SST key. When single stepping, the contents of the image registers are first reloaded into the Z-80 registers. The instruction is then executed and the monitor regains control enabling the contents of the Z-80 registers to be stored away once again in their image registers. The next address in the program, and the content of the accumulator are then displayed. Single stepping provides the user with an efficient method to debug the program under development.

3.7.1. APPLICATION

- SST

Using the same program, we will now proceed step by step. The purpose of this exercise is to change 40H to 35H:

* *							
- REX	r						Examine register mode
- PC, NEX	5				Х	Х	
- 10 , NEX	5				Х	Х	Initialization of the pro-
- 00. NEX	5				1	0	gram counter.
- SST	1	0	0	2	L _L	0	The first instruction is
		· · · · · ·					executed; the monitor displays the address of the next instruction and the content of the accumulator
- REX, A	A						(A-register)
- NEX, 35	Α				3	5	Change 40Hto 35H
- NEX	А			А	X	Х	Acquisition; (A)=35
- SST	1	0	0	4	4	3	The second instruction is executed; the content of the accumulator is displayed (result of the addition: 35H + OEH = 43H); the Points to the address of the next executable ins-
	1	0	0	7	L ₄	3	truction.

The content of the accumulator is transfered to

the 1100H memory location; the program counter points to the address of

the last executable ins-

truction (HALT).

- MEX	г					
- 1100, NEX	1	1	0	0	4	3
- SST	1	0	0	8	4	3

Return to the MEX mode to check the content of 1100H memory location.

(1100H) = 43H

The accumulator has not executed any operation and its content remains the same; the PC content is incremented by 1 to point to the next memory address (outside of program).

3.8. CASSETTE RECORDING

The PRO-80 offers a simple and inexpensive way to record on a cassette tape the volatile information stored in the RAM. Most audio cassette recorders can be used, however if you are planning to buy one for this purpose, we suggest you consider the 26-1206 model CTR-80 from Radio Shack. The transfer sequence is the following:

- Connect the "AUX" jack on the PRO-80 to the auxiliary input of the cassette recorder.
- Fully rewind the cassette
- Using the MEX mode enter the address of the last byte in the program to be recorded into the following memory locations:
 - . 13DCH: Low address byte
 - · 13DDH: High address byte
 - Remember to depress the NEX key to validate the last entry.
 - Turn the volume control to a half way setting.
 - Initiate the cassette writefunction by depressing the CW key.
 - Set the recorder in the record mode; the display unit will go dark.
 - The " " prompt sign reappears when the recording is complete.

3.9 CASSETTE READ

To transfer a program from a cassette to a RAM, simply follow these steps:

- Plug the CASS connector on your PRO-80 into the earphone (or monitor) jack on your recorder.
- Rewind the cassette and set the recorder in the play mode.
- Adjust the volume control so that the LED becomes very bright. (the volume control will most likely have to be set to maximum.)
- Depress the RES key on your PRO-80.
- Initiate the read function by depressing the CR push button; the display unit will go dark during the transfer.
- If the transfer is successful, the monitor returns to the MEX mode and displays the " " prompt sign.
- If an error is detected during the transfer, the monitor displays the letter "r" in the first leftmost digit position. Check the volume and repeat the same procedure or check the program being read using the MEX mode and correct any error.

NOTE:

- 1. The more experienced reader will soon realize that it is not easy to carry out all PRO-80 functions with only a 1 Kbyte monitor. Because of such space limitations, the PRO-80 monitor can not record a program at just any RAM address. To be recorded all programs must be located at starting address 1000H.
- 2. The user can easily record and locate several programs on a single cassette thanks to the LED which is lit when data is present and off between recordings.

IV APPLICATION PROGRAMS

The reader must be familiar with the Z-80 set of instructions to understand the programs discussed in this chapter. Those who have had prior experience with machine language programming can refer directly to the "Micro-Reference Manual" which summarizes the Z-80 set of instructions. If you have no such experience consult: "Programming the Z-80" by Rodnay Zaks, Sybex, or any book dealing with the Z-80 instructions.

4.1. CHASER LIGHTS

The purpose of this simulation is to help the reader understand how the PRO-80 display unit works and how to write a program for a chaser light display.

Annex 1 represents the electronic diagram of the PRO-80 display unit. The functional illustration of the unit is in figure 4.1.




Figure 4.1: Functional diagram of the PRO-80 display unit.

This figure shows that each digit is made up of seven segments; a, b, c, d, e, f, and g. Each segment lights up when its corresponding bit at port 4CH is set to "1". The content of port 48H selects the active digit. For instance the first rightmost digit is active when the least significant bit is at logical "0", the second digit is active when the first order bit is at logical "0" and so on. If we wanted the first rightmost digit to be a 9, the content of the two ports would have to be:

Port 4CH	Х	1	1	0	1	1	1	1	=(6FH)
Port 48H	Х	Х	1	1	1	1	1	0	=(3EH)

Exercise: We want the second rightmost digit to be a 3. Give the content of each port.

Answer: (Port 4CH) = 4FH(Port 48H) = 3DH

To simulate chaser lights, we will be using segments c, d, e and g of each digit. If we want the "square" to move from right to left, the program sequence is the following:

- 1. Load the segment select word into the accumulator.
- 2. Transfer the content of the accumulator to port 4CH to activate the segments.
- 3. Load the digit select word into the accumulator.
- 4. Transfer the content of the accumulator.
- 5. Create a display delay.
- 6. Shift the content of the accumulator one position to the left to activate the next digit.
- 7. Loop to step 4 so the shift is repeated indefinitely.
- X: This digit is not used by the display unit and can therefore be either "0" or "1". The "0" value has arbitrarily been given.

NOTE:

The display delay allows the operator to see the digits moving. Without it, the microcomputer operates at such speed that the all digits will appear to be always lit.

To create a delay we can for instance tell the processor to decrement a register already loaded with a value which determines the waiting time. When the content of the register becomes null, the processor continues to execute the remaining program instructions. If this delay is not long enough (as is presently the case), two or more registers may be used.

PROGRAM SEQUENCE:

1000	3EDC		LDA, DCH	Content of A=DCH
1002	D34C		OUT (4CH),A	Activate segments C,D,E,G.
1004	3EFE		LDA, FEH	(A)=FE
1006	D348	Loop 3:	OUT (48H),A	Select the 1 st digit
1008	0E40		LDC, 40H	Initialize the first delay register.
100A	06FF	Loop 2:	LDB, FFH	Initialize the second delay register.
100C	10FE	Loop 1:	DJNZ, Loop1.	Decrement B to OH
100E	OD		DEC C	Decrement C by 1.
1 00F	20F9		JRNZ,Loop 2:	Jump to loop 2 except if C=OH
1011	07		RLCA	Next digit.
1012	1 8F 2		JR Loop 3:	Jump to loop 3.


After studying this program, load it using the MEX mode. Find a simple way to:

- 1. Slow down the speed at which the square moves.
- 2. Replace the " \Box " sign by another sign of your choice.

4.2. TRAFFIC LIGHTS

It would again be possible to use the display unit to simulate traffic lights but why not take this opportunity to try out your PRO-80 PIO. For this exercise, get two red, two yel-

low and two green LEDs $^{(1)}$ and six 220 Ω , $\frac{1}{4}$ W resistances to be assembled as follows:



Here is the instruction sequence:

- a- Initialization: R and G1 are lit
- b- Long delay
- c- R and Y1 are lit
- d- Short delay
- e- R1 and G are lit
- f- Long delay
- g- R1 and Y are lit
- h- Short delay
- i- Loop to (a)

a- Initialization

Before the initialization begins, the PIO A-register must be set as an output port. Its control register (port 42H) should have the following content: (Consult your Micro-Reference Manual, page 25)

Port	(42H)	0	0	Х	Х	1	1	1	1	(A	control	register)	
POLC	(4211)									(00110101	105200017	٠

(1) LED: Light-emitting diode.

The A-register is configured as an output port when DO to D3 are at "1" and D6-D7 are at "0". Select either O or 1 for D4 and D5. The control word is 0000 1111 (0FH).

The A-register can now be initialized. R and G1 must be lit; D0 and D5 are therefore at "1". All other lines are at "0" except for D6 and D7 which are ignored. The A-register (port 40H) will contain the following value:

Port A (40H) 0 0 1 0 0 0 0 1 (21H)

b- LONG DELAY

Since a delay will often be used, we suggest you to write a delay routine that could be called once for a short delay and n times for a long delay.

c- R AND YI ARE LIT

Data lines DO and D4 must be set to "1", and all others must be at "0". The new control word transfered to port A is:

Port (40H) 0 0 1 0 0 0 1 (11H)

The word OCH is sent to port A to light R1 and G and the word OAH is sent to light R1 and Y.

PROGRAM

1000	3E OF		LDA, OFH	Configuration of the A re-
1002	D3 42		OUT(42H), A	gister as an output port.
1004	3E 21	BR3:	LDA, 21H	
1006	D3 40		OUT (40H), A	R and G1 light up
1008	06 OA		LDB, OAH	
100A	CD 2A10	BR1:	CALL DELAY	Long Delay
100D	10 FB		DJNZ, BR1	
100 F	3E 11		LDA, 11H	
1011	D3 40		OUT (40H),A	R and Y1 light up
1013	CD 2A10		CALL DELAY	Short delay
101 6	3E OC		LDA, OCH	

101 8	D3 40		OUT (40H),A	R1 and G light up
101A	06 OA		LDB, OAH	
101C	CD 2A10	BR2 :	CALL DELAY	LONG DELAY
101F	10 FB		DJNZ, BR2	
1021	3E OA		LDA, OAH	
1023	D3 40		OUT(40H),A	
1025	CD 2A10		CALL DELAY	Short delay
1028	18 D9		JR,BR3	Loop
		DI	ELAY ROUTINE	
102A	C 5		PUSH B	Save B and C
102B	OE OB		LDC, OB	Initialize the first counter
102D	06 FF	BR 5 :	LDB, FF	Initialize the second counter
10 2F	10 FE	BR4 :	DJNZ, BR4	Decrement B to "0"
1031				
-	OD		DEC C	Decrement C
1032	OD 20 F9		DEC C JRNZ, BR5	
-				

4.3. DIGITAL CLOCK

We have seen in paragraph 4.1. how to activate a single digit of the display unit. Now, for several digits to appear lit at the same time, we must use the multiplexing technique. This technique consists in displaying sequentially one digit at a time and repeating the sequence fast enough so that the human eye cannot tell when the digits are not lit. Remember that in North America, alternating voltage shut off 120 times per second. For instance, the common neon tube is in fact shut off 120 times per second. It appears to be always lit because it is on for a longer time than it is off and at this frequency the retina is unable to tell when it is off

and only senses the mean intensity of the light being emitted.

The digital clock simulation program is written in two steps; in the first, a display routine is created which fetches the content of a buffer and converts it in order to generate and display the required number.

The second step consists in writing a program which will use the display routine to simulate a digital clock.

DISPLAY ROUTINE :

We must first of all define a look up table which will generate the control character required to light up each decimal digit (0 to 9). If for instance the starting address is 1200H, we would have the following table:

ADDRESS	CONTROL CHARACTER	DIGIT
1200 H	3 FH	0
1201H	06н	1
1202H	5 BH	2
1203H	4FH	3
1204H	66н	4
1205H	6рн	5
1206Н	7DH	6
1207H	07Н	7
120 8H	7FH	8
1209H	6FH	9

The next step would be to define six memory locations containing at any given moment a time value, especially the setting time.

(1210H)	=	seconds (units)	S1
(1211H)	==	seconds (tens)	S 10
(1212H)	==	minutes (units)	M1
(1213H)	=	minutes (tens)	M10
(1214H)	=	hours (units)	H 1
(1215H)	=	hours (tens)	H 10

Now, we must follow the sequence below:

- Load the content of 1210H (S1) into a register.
- Find the control character in the look up table.
- Display it in the first rightmost digit position.
- Create a delay so that the digit remains displayed for a while.
- Clear this digit.
- Increment the starting address to select S10.
- Repeat the procedure until the six digits have been displayed.


CLOCK SIMULATION PROGRAM

The algorithm found on page 52 is a summary of the following program:

			•
1000	DD211012	LDIX, 1210H	Pointer initialization
1004	0610	LDB, 10H	1 second initialization
1006	CD7310 BR1 :	CALL DISPLAY	Call display
1009	10 FB	DJNZ, BR1	1s delay loop
100 B	DD3400	INC (IX +0)	SEC1 increment
100 E	3E0A	LDA, OAH	
1010	DDBE00	CP (IX + 0),	TEST SEC 1=10
1013	20F1	JRNZ,BR1	Loop to display
1015	DD360000	LD(IX + 0),00H	SEC1=0
1019	DD3401	INC (IX+1)	SEC10 increment
101C	3E06	LDA,06H	
101E	DDBE 01	CP (IX + 1)	Test sec 10=06
1021	20正3	JRNZ,BR1	Loop to display
1023	DD 360100	LD (IX + 1),00H	SEC 10=0
1027	DD3402	INC (IX + 2)	M1 increment
102A	3EOA	LDA,OAH	
102C	DDBE02	CP (IX + 2)	TEST M1=10
102F	20D5	JRNZ,BR1	Loop to display
1031	DD360200	LD (IX + 2),00H	M1=0
1035	DD3403	INC (IX +3)	M10 increment
1038	3E 0 6	LDA, 06H	
103A	DDBE03	CP (IX + 3)	Test M10 = 06
103D	20 D7	JRNZ,BR1	Loop to display
10 3F	DD360300	LD (IX + 3),00H	M10=0

1043	DD3404		INC $(IX + 4)$	H1 increment
1046	3E02		LDA,02H	
10 48	DDBE05		CP (IX + 5)	TEST H1=02
10 4B	2003		JRNZ, BR2	
104D	C36110		JP, BR3	H1 = 02
1050	3E 0 A	BR2:	LDA, OA	
1052	DDBE04		CP (IX + 4)	TEST H1 = 10
1055	20AF		JRNZ,BR1	Loop to display
10 57	DD360400		LD (IX + 4),00H	H1 = 0
10 5B	DD3405		INC (IX + 5)	H10 increment
10 5E	C30610		JP,BR1	Loop to display
1061	3E04	BR3:	LDA,04H	
1063	DDBE 0 4		CP (IX + 4)	TEST H10 = 04
1066	209E		JRNZ,BR1	LOOP to display
1068	DD360400		LD (IX + 4),00H	H1 = 0
10 60	DD360500		LD (IX + 5),00H	H10 = 0
1070	C 30610		JP, BR1	
			DISPLAY ROUTINE	
1073	OEFE		LDC, FEH	
1075	211012		LDHL, 1210H	Pointer initialization
1078	5E	BR5:	LDE, (HL)	
1079	1612		LDD, 12	(DE) = CONTROL CARACTER
10 7B	79		LDA,(C)	
10 70	D348		OUT (48H), A	Active digit
107E	1A		LDA, (DE)	
10 7F	D34C		OUT (4CH) ,A	Active segments

1081	3E4B		LDA, 4BH	Display delay
1083	3 D	BR4:	DECA	
1084	20 FD		JRNZ,BR4	
1086	D34C		OUT (4CH),A	Reset all segments
108 8	23		INC HL	Next digit
1089	CB01	•	RLC, C	
10 8B	CB71		BIT6, C	Test end of display
108D	20E9	. ,	JRNZ,BR5	
10 8F	C 9		RET	Return to program
			BUFFER MEMORY	
1200			3F	7 segment digit control
1201			06	bytes (0-9)
1202			5B	
1203			4F	
1204			66	
1205			6D	
1206			7D	
1207			0?	
1208			7 F	
1209			6F	
1210			SEC 1	
1211			SEC 10	
1212			MIN 1	
1213			MIN 10	
1214			H 1	
1215			H10	





ANNEX 1 :

PRO-80 DIAGRAM

WORLD RICHTS RESERVED

Copyright © 1981, PROTEC .





ANNEX II

PRO-80 MONITOR

ALL RIGHTS RESERVED

Copyright © 1981 by PROTEC

RAM MEMORY MAP LIST.

1386		
-		USER STACK POINTER
13A0		
13A1		
-		MONITOR STACK POINTER
13BA		
13BB	RST8	
13BE	RST16	
13C1	RST24	VECTOR ADDRESSES FOR "RESTART" INSTRUCTIONS RST 8 TO RST 56
13C4	RST32	
13C7	RST40	
13CA	RST48	
13CD	RST56	
13 D 0	RTD1	
13 D 1	RTD2	
13D2	RTD3	BUFFER REGISTERS: HEX VALUE OF DIGITS TO BE DISPLAYED
13D3	RTD4	
13D4	RTD5	
13D5	RTD6	
13DC	OCARIN	LAST ADDRESS OF PROGRAM TO BE RECORDED (LOW BYTE)
13DD	OCA SU	LAST ADDRESS OF PROGRAM TO BE RECORDED (HIGH BYTE)
13DE	TOUCOU	CURRENT KEY
13DF	REGRANG	ROW REGISTER
13 E O	POINDIG	DIGIT POINTER
13 E 1	MTD1	
1 3E2	MTD2	
13E3	MTD3	BUFFERS FOR DISPLAY DIGITS.
13 E 4	MTD4	CONTAIN 7 SEGMENT CONTROL BYTES.
13E5	MTD5	
13 E 6	MTD6	
13E7	POINREG	FLAG REGISTER

13E	8 RIMPPH		IMAGE	REGISTER	STACK POINTER "HIGH BYTE"
13E	9 RIMCOH		IMAGE	REGISTER	PROGRAM COUNTER "HIGH BYTE"
13E	A RIMIXH	IX	IMAGE	REGISTER	"HIGH BYTE"
13E1	B RIMIYH	ŢΥ	IMAGE	REGISTER	"HIGH BYTE"
13E	CRIML	L	IMAGE	REGISTER	
13EI	D RIMH	H	IMAGE	REGISTER	
13EI	E RIMA	A	IMAGE	REGI STER	
13E1	F RIMB	В	IMAGE	REGISTE R	
13F	O RIMC	¢	IMAGE	REGISTER	
13F	l RIMD	D	IMAGE	REGISTER	
13F2	2 RIME	E	IMAGE	REGISTER	
13F	3 RIMF	F	IMAGE	REGISTER	
13F	4 RIMPPB		IMAGE	register	STACK POINTER "LOW BYTE"
13F	5 RIMCOB		IMAGE	REGISTER	PROGRAM COUNTER "LOW BYTE"
13F	5 RIMIXB	IX	IMAGE	REGISTER	"LOW BYTE"
13F	7 RIMIYB	ΙY	IMAGE	REGI STER	"LOW BYTE"
13F8	B RIML'	L'	IMAGE	REGISTER	
13F9	9 RIMH'	н •	IMAGE	REGISTER	
13F	A RIMA	A.	IMAGE	REGISTER	
13F1	B RIMB'	В*	IMAGE	REGISTER	
13B	C RIMC'	C¹	IMAGE	REGISTER	
1.3FI		D '	IMAGE	REGISTER	
1 3F1	E RIME"	E *	IMAGE	REGISTER	
1 3FI	F RIMF'	F '	IMAGE	REGISTER	

** INITIALIZATION **

0000	31BA13		LD SP,13BA	MONITOR STACK POINTER = 13BA
0003	21D013		LD HL, RTD1	HL POINTS TO FIRST DIGIT BUFFER REGISTER
0006	1803	•	JR BRO	
0008	C3BB13		JP RST8	JUMP TO RST 8 RAM ADDRESS
0 00B	0630	BRO:	LD B,30	
Q 00 D	00		NOP	
0 00E	1803		JR BR1	
0010	C3BE13		JP RST16	JUMP TO RST 16 RAM ADDRESS
0013	3E00	BR1;	LD A,00	
0015	77	BR2;	LD(HL),A	RESET LOCATION POINTED BY HL
0016	1803		JR BR3	
0018	C3C113		JP RST24	JUMP TO RST 24 RAM LOCATION
0 01B	23	BR3:	INC HL	NEXT ADDRESS
0 01 C	10F7		DJNZ, BR2	LOOP
. 001E	1803		JR BR4	
0020	C3C413		JP RST 32	JUMP TO RST 32 RAM LOCATION
0023	3E1 3	BR4:	LD A, 13	
0025	00		NOP	
0026	1803		JR BR5	
0028	C3C713			JUMP TO RST 40 RAM LOCATION
0 02B	32E813	BR5:	LD(RIMPPH), A	IMAGE REGISTER PPH: 13
0 02 E	1803		JR BR6	
0030	C3CA13		JP RST48	JUMP TO RST48 RAM LOCATION
0033	3EAO	BR6:	LD A,AO	
0 03 5	00		NOP	
0036	1803		JR BR7	
0038	C3CD13			JUMP TO RST 56 RAM LOCATION
0 03B	32F413	BR7:	LD(RIMPPB),A	PPB=A0; END OF INITIALIZATION

** MEX ** EXAMINE AND CHANGE THE CONTENT OF MEMORY LOCATIONS

003E	CD7600	MEX:	CALL MTBL	
	3E 54			MTD6:
0043	32E613		LD (MTD6),A	_
0046	06DF		LD B, DF	DIGIT POINTER = 6
0048	OEOO		LD C,00	ADRESS MODE = 00
004A	51		LD D,C	ADDRESS FLAG = 00
)04B	59		LD E,C	NEXT MODE = 00
)04C	CD8700	MEX1:	CALL LECDEC	READ AND DECODE KEYBOARD
	7 9	•	LD A,C	
(050	C600		CP A,00	
0052	20 0E		JRNZ, BR8	
	CB50		BIT 2,B	TEST DIGIT POINTER = DIG.3
			JRNZ,02	
			LD D,01	FLAG ADDRESS = 01
(+05A			BIT 1,B	TEST DIGIT POINTER - DIG.2
(05C			JRNZ, 02	
005E			LD B, DF	DIGIT POINTER = DIG.6
0060			JR BR9	
		BR8:	BIT 7,B	TEST TWO DIGITS DISPLAYED
	1803		JR BR10	

0066	C3A202	JP SST	JUMP TO SINGLE STEP ROUTINE
0069	2002 BR	10: JRNZ,BR9	
006B	06FD	LD B, FD	DIGIT POINTER = DIG.2
006D	3B00 BR	9: LD A,00	
006F	CD 3D01	CALL CHART	ACTIVE KEY IN BUFFER REGISTER AND BUFFER MEMORY
0072	CB08	RRC B	NEXT DIGIT
0074	18 D 6	JR MEX1	JUMP TO SCAN AND DECODE

** MTBL **

BUFFER DIGIT CONTENT IS RESET

0076	F 5 R 5	MTBL:	PUSH A PUSH H	SAVE REGISTERS
0077 0078	#5 0606		LD B,06	
007A	3 20 0		LD A,00	
007C	21E613		LD HL,MTD6	INITIALIZATION-BUFFER POINTER
007F	77	BR11:	LD (HL),A	BUFFER MEMORY = 00
0080	2 D		DEC L	NEXT BUFFER
.0081	05		DEC B	
0082	2 OFB		JRNZ, BR11	TEST END OF RESET
0084	E1		POP H	RESTORE REGISTERS
0085	F1		POP A	
0086	C9		RET	

** LECDEC **

READ AND DECODE KEYBOARD

0088 E5 PUSH H 0089 21E613 BR12: LD HL,MTD6 INITIALIZATION-BUFFER POINTER 008C 3EDF LD A,DF INITIALIZATION-DIGIT POINTER 008E 32E013 BR13: LD(POINDIG),A INITIALIZATION-DIGIT POINTER 0091 0E00 LD C,00 FLAG KEY = 0 (NON ACTIVE) 0093 D348 OUT(DIG),A ACTIVE DIGIT 0095 DB44 BR14: IN(CLAV),A READ COLUMN 0097 OO NOP BITS 4 TO 7 MASKED 0098 E60F AND OF BITS 4 TO 7 MASKED 0090 CB41 BIT O,C TEST FLAG KEY = 1 009C 2003 JRNZ,BR15 DOWN REGISTER 00A1 FEOF BR15: CP A,OF TEST KEY DEPRESSED 00A3 280B JRZ,BR16 DOWN REGISTER 00A5 OB01 LD C,01 FLAG KEY = 1 00A7 0620 LD B,10 DEBOUNCE DELAY 00AC 10 FB DJNZ, BR18 00AR 18E5 JR BR14 <t< th=""></t<>
008C 3EDF
008E 32E013 BR13: LD(POINDIG), A INITIALIZATION-DIGIT POINTER 0091 0E00 LD C,00 FLAG KEY = 0 (NON ACTIVE) 0093 D348 OUT(DIG), A ACTIVE DIGIT 0095 DB44 BR14: IN(CLAV), A READ COLUMN 0097 00 NOP 0098 E60F AND OF BITS 4 TO 7 MASKED 009A CB41 BIT O,C TEST FLAG KEY = 1 009C 2003 JRNZ, BR15 009E 32DF13 LD(REGRANG), A TRANSFER TO ROW REGISTER 00A1 FEOF BR15: CP A, OF TEST KEY DEPRESSED 00A3 280B JRZ, BR16 00A5 0E01 LD C,01 FLAG KEY = 1 00A7 0620 LD B,10 00A9 CD3301 BR18: CALL BEL DEBOUNCE DELAY 00AC 10 FB
0091 0E00 LD C,00 FLAG KEY = 0 (NON ACTIVE) 0093 D348 OUT(DIG),A ACTIVE DIGIT 0095 DB44 BR14: IN(CLAV),A READ COLUMN 0097 00 NOP 0098 E60F AND OF BITS 4 TO 7 MASKED 009A CB41 BIT O,C TEST FLAG KEY = 1 009C 2003 JRNZ, BR15 009E 32DF13 LD(REGRANG),A TRANSFER TO ROW REGISTER 00A1 FE0F BR15: CP A,OF TEST KEY DEPRESSED 00A3 280B JRZ, BR16 00A5 0E01 LD C,01 FLAG KEY = 1 00A7 0620 LD B,10 00A9 CD3301 BR18: CALL BEL DEBOUNCE DELAY 00AC 10 FB DJNZ, BR18
O093 D348 OUT(DIG),A ACTIVE DIGIT O095 DB44 BR14: IN(CLAV),A READ COLUMN O097 OO NOP O098 E60F AND OF BITS 4 TO 7 MASKED O09A CB41 BIT O,C TEST FLAG KEY = 1 O09C 2003 JRNZ,BR15 O09E 32DF13 LD(REGRANG),A TRANSFER TO ROW REGISTER O0A1 FE0F BR15: CP A,OF TEST KEY DEPRESSED O0A3 280B JRZ,BR16 O0A5 OE01 LD C,01 FLAG KEY = 1 O0A7 O62O LD B,10 O0A9 CD3301 BR18: CALL BEL DEBOUNCE DELAY OOAC 10 FB DJNZ, BR18
0095 DB44 BR14: IN(CLAV), A READ COLUMN 0097 00 NOP 0098 E60F AND OF BITS 4 TO 7 MASKED 0090 CB41 BIT O, C TEST FLAG KEY = 1 0090 2003 JRNZ, BR15 009E 32DF13 LD(REGRANG), A TRANSFER TO ROW REGISTER 00A1 FEOF BR15: CP A, OF TEST KEY DEPRESSED 00A3 280B JRZ, BR16 00A5 0E01 LD C, 01 FLAG KEY = 1 00A7 0620 LD B, 10 00A9 CD3301 BR18: CALL BEL DEBOUNCE DELAY 00AC 10 FB DJNZ, BR18
0097 00 NOP 0098 E60F AND OF BITS 4 TO 7 MASKED 009A CB41 BIT O,C TEST FLAG KEY = 1 009C 2003 JRNZ, BR15 009E 32DF13 LD(REGRANG),A TRANSFER TO ROW REGISTER 00A1 FEOF BR15: CF A,OF TEST KEY DEPRESSED 00A3 280B JRZ, BR16 00A5 0E01 LD C,01 FLAG KEY = 1 00A7 0620 LD B,10 00A9 CD3301 BR18: CALL PEL DEBOUNCE DELAY 00AC 10 FB DJNZ, BR18
0098 E60F AND OF BITS 4 TO 7 MASKED 009A CB41 BIT O,C TEST FLAG KEY = 1 009C 2003 JRNZ, BR15 009E 32DF13 LD(REGRANG),A TRANSFER TO ROW REGISTER 00A1 FEOF BR15: CP A,OF TEST KEY DEPRESSED 00A3 280B JRZ, BR16 00A5 0E01 LD C,01 FLAG KEY = 1 00A7 0620 LD B,10 00A9 CD3301 BR18: CALL PEL DEBOUNCE DELAY 00AC 10 FB DJNZ, BR18
009A CB41 BIT O,C TEST FLAG KEY = 1 009C 2003 JRNZ,BR15 009E 32DF13 LD(REGRANG),A TRANSFER TO ROW REGISTER 00A1 FEOF BR15: CP A,OF TEST KEY DEPRESSED 00A3 280B JRZ,BR16 00A5 0E01 LD C,01 FLAG KEY = 1 00A7 0620 LD B,10 00A9 CD3301 BR18: CALL DEL DEBOUNCE DELAY 00AC 10 FB DJNZ, BR18
009C 2003
009E 32DF13 LD(REGRANG),A TRANSFER TO ROW REGISTER 00A1 FEOF BR15: CF A, OF TEST KEY DEPRESSED 00A3 280B JRZ,BR16 00A5 0E01 LD C, 01 FLAG KEY = 1 00A7 0620 LD B, 10 00A9 CD3301 BR18: CALL DEL DEBOUNCE DELAY 00AC 10 FB DJNZ, BR18
OOA1 FEOF BR15: CP A, OF TEST KEY DEPRESSED OOA3 280B
00A3 280B
00A5 0B01 LD C,01 FLAG KEY = 1 00A7 0620 LD B,10 00A9 CD3301 BR18: CALL DEL DEBOUNCE DELAY 00AC 10 FB DJNZ, BR18
00A7 0620 LD B,10 00A9 CD3301 BR18: CALL DEL DEBOUNCE DELAY 00AC 10 FB DJNZ, BR18
00A9 CD3301 BR18: CALL DEL DEBOUNCE DELAY 00AC 10 FB DJNZ, BR18
OOAC 10 FB DJNZ, BR18
AND AND TO THE TRANSPORT OF THE PROPERTY OF TH
VVIII LUMP
00B0 CB41 BR16: BIT 0,C
00B2 2015 JRNZ, BR17 JUMP TO DECODE
00B4 7E LD A, (HL) CURRENT DIGIT DISPLAY
00B5 D34C OUT(SEG),A

00B7	CD3301			CALL DISPLAY DELAY
OOBA	3 K 00		,	CLEAR DISPLAY
OOBC	D34C		TT(SEG),A	
OOBE	2D			NEXT BUFFER
OOBF	3AE013		A, (POINDIG)	
00C2	CB47		T O,A	TEST END OF DISPLAY
00C4	28C3	JE	RZ,BR12	
00C6	OF		RCA	NEXT DIGIT
00C7	18 C5		R BR13	JUMP TO KB SCAN
00C9	E1	BR17: PC		RESTORE REGISTERS
OOCA	C1	_	OP B	
00CB	33		IC SP	
00CC	33		IC SP	
OOCD			A, (POINDIG))
0 0 00			T 0,A	TEST DIGIT POINTER = DIG.1
00D2			RNZ, BR20	
	3ADF13		A, (REGRANG)	
	CB47		IT O,A	TEST ROW POINTER = ROW.1
00 D 9			RNZ,BR19	TO THE STREET THE PEAN
	C38303		PCARE	JUMP TO CASSETTE TAPE READ
	CB4F	BR19: B		TEST SECOND ROW
OOEO			PN2,EXEC	JUMP TO SINGLE STEP JUMP TO CASSETTE WRITE
0 023			P CAIN	
0 0E 6	# · ·	BR20: B		TEST SECOND COLUMN
00 E 8			RNZ, BR23	
OOKA	-		A, (REGRANG)	maon binom nou
OOED	CB47		IT O,A	TEST FIRST ROW
OORF			RNZ,BR21	JUMP TO EXECUTE ROUTINE
00 F1	C35402		PEXEC	TEST SECOND ROW
0 0F 4	CB4F	BR21: B		IESI SECOND NOW
0 076	2003		RNZ, BR22	JUMP TO "NEXT" ROUTINE
00F8	C37401		P NEXT	TEST THIRD ROW
OOFB	CB57	BR22: B		JUMP TO MEMORY EXAMINE
OOFD			PNZ,MEX	JUMP TO REGISTER EXAMINE
0100			P REX	JUNE TO REGISTER MARKET
0103		BR23: D	EC SP	
0104	3B		USH B	
0105	C5		ALL CONV	A= PLACE OF ZERO IN DIG POIN
0106	CD2401		LC A	Az Iudos of Barro sir alle
0109			ILC A	MULTIPLY BY 4
010B			USH A	11000420-1-0-1
010D			D A, (REGRANG)	
010E			ALL CONV	A= PLACE OF ZERO IN ROWREG
0111			D B,A	
0114			OP A	
0115 0116			DDA,B	GENERATE NEW POINTER
0117			DD A,D8	
0117			PUSH H	
0119 011A			D L,A	
011A			D H,03	
0110			D A, (HL)	TRAN SCODING
ATID	/ Ah	•	, \/	

0112	E1		POP H	
011F	32DE13		LD (TOUCOU),A	transfer to toucou
0122	C1		POP B	
0123	C9		RET	
0124	C5	CONV:	PUSH B	UPON RETURN, THE A-REGISTER CONTAINS
0125	47		LD B,A	A BIT REPRESENTING THE PLACE
0126	3E00		LD A,00	OF ZERO IN THE BYTE IN DIG POIN
0128	CB40	BR24:	BIT 0,B	
012A	2002		JRNZ, BR25	
012C	C1		POP B	
012D	C9		RET	
012B	CB08	BR25:	RRC B	
0130	3C		INC A	
0131	1 8F 5		JR BR24	

** DEL **

DELAY ROUTINE

0133	C 5	DEL:	PUSH B
0134	06 F8		Ld B,F8
0136	10FE		DJNZ,FE
0138	05		DEC B
0139	10FE		DJN2, FE
013B	C1		POP B
013C	C9		RET

** CHART **

THE CONTENT OF THE CURRENT KEY IS TRANSCODED AND TRANSFERED TO THE CORRESPONDING BUFFER MEMORY

01.55			Carren and Amilia
013D	D 5	CHART: PUSH D	SAVE REGISTER
0 13E	₽5	PUSH H	
	F5	PUSH A	
	21D013	BR26: LD HL,RTD1	INITIALIZATION-BUFFER REGISTER POINTER
0143	78	LD A,B	
0144	CD2401	CALL CONV	
0147	8 5	ADD A,L	
0148	6F	LD L,A	GENERATE NEW POINTER
0149	3ADE13	LD A, (TOUCOU)	
014C	E60F	AND OF	MASK HIGH BYTE
014B	7 7	LD (HL),A	TRANSFER CURRENT KEY TO BUFFER REGISTER
014F	C6F0		CREATE SEGMENT CODE POINTER
0151	5 F	LD E,A	
0152	1603	LD D,03	
0154	3 % 11	LD A,11	GENERATE BUFFER POINTER
0156	85	ADD A,L	
0157	6F	LD L,A	
0158	1A	LD A, (DE)	
0159	77	LD(HL),A	TRANSFER SEGMENT CODE TO BUFFER MEMORY
015A	F1	POP A	
015B	FE00	CP A,00	TEST 1 OR 2 DIGIT DISPLAY
015D	2812	JRZ,BR27	
015F	3D	DEC A	
0160	F 5	PUSH A	
0161	3ADE13	LD A, (TOUCOU)	
	J. 22 2 J	mp 11, (100000)	

0164	E6F0		AND FO	MASK HIGH BYTE
0166	OF		RRC A	
0167	OF.		RRC A	
0168	OF		RRC A	
0169	OF		RRC A	
016A	32DE13		LD (TOUCOU),A	TRANSFER TO CURRENT KEY
016D	CB00		RLC B	NEXT DIGIT
016F	18CF		JR BR26	
0171	E1	BR27:	POP H	RESTORE REGISTERS
0172	D1		POP D	
0173	C9		RET	

** NEXT **

DISPLAY AND CHANGE MEMORY LOCATION CONTENT

	CB43	NEXT:	BIT O,E	TEST REX MODE
	C20202		JPNZ, NEXT 1	
0179	CB42		BIT O,D	TEST ALL ADDRESS DIGITS DISPLAYED
017B	CA4COO		JPZ;MEX1	
017E	DD21D413		LD IX,RTD5	RTD POINTER INITIALIZATION
0182	CDC101		CALL LECDON	READ RID 5, RID 6
0185			LD H,A	TRANSFER TO H
0186	DD21D213		LD IX,RTD3	
018A	CDC101		CALL LECDON	READ RTD 3, RTD 4
018D			LD L,A	TRANSFER TO L
	06 FE		LD B, FE	DIGIT POINTER INITIALIZATION
	CB41		BIT O,C	TEST ADDRESS MODE
0192			JRZ,BR30	
0194	DD21D013		LD IX,RTD1	
0198	—		CALL LECDON	READ RTD 1, RTD 2
019B	77		LD(HL),A	TRANSFER DATA TO CURRENT LOCATION
019C	23		INC HL	NEXT ADDRESS
019D			LD B, FB	DIGIT POINTER = DIG.3
019F	7D		LD A,L	
01A0	32DE13	BR28:	LD (TOUCOU),A	TRANSFER ADDRESS BYTE TO TOUCOU
01A3			LD A,01	
	CD3D01		CALL CHART	ADDRESS BYTE IN BUFFER REGISTER AND BUFFER MEMORY
	CB00		RLC B	
	CB70		BIT 6,B	TEST END OF ADDRESS DISPLAY
01AC			JRZ,BR29	
01AE	7C		LD A,H	TRANSFER HIGH BYTE
OLAF	18EF		JR BR28	
01B1	06 FB	BR29:	LD B, FE	DIGIT POINTER = DIG. 1
01B3	7 E		LD A, (HL)	
01B4	32DE13		LD (TOUCOU),A	TRANSFER MEMORY LOCATION CONTENT TO
01B7			LD A,01	THE DATA REGISTER
01B9	_		CALL CHART	
01BC			LD C,01	DATA MODE INITIALIZATION
OIBE	C34C00		JP MEXI	

** LECDON **

GENERATE A SINGLE BYTE TRANSFERED TO THE ACCUMULATOR

01C1	E 5	LECDON:	PUSH H	
01C2	DD7E01		LD A, (IX/01)	READ FIRST NIBLE
01C5	OF		RRC A	
01C6	OF		RRC A	RIGHT SHIFT
01C7	OF		RRC A	
01C8	OF		RRC A	
01C9	67		LD H,A	
O1CA	DD7E00		LD A, (IX/00)	READ SECOND NIBLE
O1CD	B4		OR H	GENERATE BYTE
o1CE	E1		POP H	
61 CF	C9		RET	

** REX **

READ AND CHANGE CONTENT OF REGISTERS

01 D 0	CD7600	REX:		RESET ALL SIX MEMORY BUFFERS
0 1D3	3 E 50		LD A,50	
01 D 5	32E613		LD (MTD6), A	BUFFER MEMORY 6 = r
01 D 8	06 DF		LD B, DF	DIGIT POINTER = DIG.6
01DA	1E01		LD E,01	NEXT MODE = 1
01DC	OE00		LD C,00	RESET REGISTER MODE
01DE	1655		LD D,55	ALTERNATE POINTER INITIALIZATION
01E0	CD8700	BR31:	CALL LECDEC	READ DECODE
01E3	CB41		BIT O,C	TEST REGISTER MODE
01E 5	280A		JRZ,BR32	
01E7	CB08		RRC B	NEXT REGISTER
01E9	CB78		BIT 7,B	TEST 2 DATA DIGITS DISPLAYED
01EB	2002		JRNZ,02	
01ED	06 FD		LD B, FD	DIGIT POINTER REINITIALIZATION
Olef	180A		JR BR33	
01F1	3ADF13	BR32:	LD A, (REGRANG)	
01F4	FEOE			TEST ACTIVE REGISTER
01F6	28E8		JRZ, BR31	NON EXISTANT REGISTER: RETURN TO SCAN
	32E713		LD (POINREG),A	ACTIVE REGISTER IN REGISTER POINTER
	3 E 00		LD A,00	
	CD3D01		CALL CHART	ACTIVE REGISTER IN BUFFER REGISTER AND
0200	18DE		JR BR31	BUFFER MEMORY.
2200	_ ~~~			

** NEXT 1 **

DISPLAY AND CHANGE REGISTER CONTENTS

0202	3 AE 613	NEXT1:LD A, (MID6)	
0205	FE50	CP A,50	TEST DISPLAYED REGISTER
0207	CAEO01	JPZ,BR31	
020A	CB41	BIT O,C	TEST REGISTER MODE
020C	2827	JRZ,BR36	
020E	DD21D013	LD IX,RTD1	POINTER REGISTER INITIALIZATION
0212	CDC101	CALL LECDON	DATA READ

			* TO / 17 1 1	TRANSFER DATA TO IMAGE REGISTER
021 5	77		LD(HL),A	TRANSPER DATA TO LITTLE THE
0216	CBO2		RLC D	
0218	CB42		BIT O,D	TEST ALTERNATE REGISTER
021A	2806		JRZ,BR34	TEST ADTERNATE REGISTER
	7D		LD A, L	THE PROTOTO DOING
021D	D 60C		SUB A, OC	GENERATE REGISTER POINTER
6 21F	6F		LD L,A	
0220	181B		JR BR37	
0222	3EOC	BR34:	LD A,OC	GENERATE ALTERNATE REGISTER POINTER
0224	8 5		ADD A,L	
0225	6 F		LD L, A	
0226	3AE713		LD A, (POINREG)	TEST 16 BIT REGISTER
0229	CB4F		BIT 1,A	
022B	2804		JRZ,BR35	
022D	3E77		LD A,77	TRANSFER "A" TO THIRD DIGIT
022F	180E		JR BR38	
0231	3 E 40	BR3 5:	LD A,40	TRANSFER "_" TO THIRD DIGIT
0233	180A		JR BR38	
023 5	3ADE13	BR35:	LD A, (TOUCOU)	GENERATE IMAGE REGISTER POINTER
0238	C6E4		ADD A,E4	
023A	6F		LD L,A	
023B	2613		LD H,13	
023D	3E00	BR37:	LD A,00	TRANSFER "BLANK" TO THIRD DIGIT
023F	32E313	BR38:	LD(MTD3),A	
0242	06 F E		LD B, FE	DIGIT POINTER - DIG.1
0244	7B		LD A, (HL)	
0245	32DE13		LD (TOUCOU),A	IMAGE REGISTER IN CURRENT KEY
0248	3E01		LD A,01	
024A	CD3D01		CALL CHART	Transfer image register to buffer
024D	CB08		RRC B	NEXT DIGIT
024F	0E 01		LD C,01	REGISTER MODE INITIALIZATION
0251	C3E001		JP BR31	

** EXEC **

PROGRAM EXECUTE

0254	0604	EXEC:	LD B,04	
0256	DD21E813		LD IX, RIMPPH	IX INITIALIZATION
025A	DD6600	BR39:	LD H, (IX/00)	IMAGE REGISTERS IN HL
025D	DD6EOC		LD L, (IX/OC)	
0260	CB50		BIT 2,B	
0262	2803		JRZ, BR40	
0264			LD SP, HL	Transfer user stack pointer
0265			JR BR41	
0267		BR40:	PUSH H	SAVE 16 BIT IMAGE REGISTER
0268	DD23	BR41:	INC IX	NEXT IMAGE REGISTER
026A	10EE		DJNZ,BR39	LOOP
026C	DD6601	BR42:	LD H, (IX/01)	HIGH BYTE IM.REG IN H
062F	DD6E00		LD L, (IX/00)	LOW BYTE IM.REG IN L
0272	E 5		PUSH H	SAVE HL
0273	DD6602		LD H, (IX/02)	IMRA IN H
0276	DD6E07		LD L, (IX/07)	IMRF IN L
0279	E5		PUSH H	SAVE AF
927A	DD6 503		LD H, (IX/03)	

027D	DD6E04	LD L, (IX/04)	
0280	E 5	PUSH H	SAVE BC
0281	DD 6605	LD H, (IX/05)	
0284	DD6E06	LD L, (IX/06)	
0287	E 5	PUSH H	SAVE DE
0288	04	INC B	
0289	CB48	BIT 1,B	TEST END OF SAVE REGISTERS
028B	2006	JRNZ, BR43	
028D	DD21F813	LD IX, RIML	
0291	18D9	JR BR42	
0293	D1 BR43:	POP D	RESTORE ALTERNATE REGISTERS
0294	C1	POP B	
	F1	POP A	
0296	E1	POP H	
0297	08	EX AF, AF	
0298	D9	EXX	
0299	D1	POP D	RESTORE OTHER REGISTERS
029A	C1	POP B	
029 B	F1	POP A	•
029C	E1	POP H	
029D	FDE1	POP IY	
029F	DDE1	POP IX	
02A1	C9	RET	RESTORE PROGRAM COUNTER
	** **	**	SST **

SINGLE STEP EXECUTE

00.40	007010	000.	LD (RIML), HL	H AND L EACH IN THEIR IMAGE REGISTER
02A2		SST:	LD HL, RIMA	N AND E BACH IN THEIR IMOS RESTORE
-	21EE13	nn		ACCUMULATOR IN ITS IMAGE REGISTER
02A8		DK44 :	LD(HL),A	ACCOMULATOR IN THE IMAGE RESISTAN
02A9	23		INC HL	B IN ITS IMAGE REGISTER
02AA			LD(HL),B	B IN 113 IMAGE REGISIER
02AB			INC HL	C IN ITS IMAGE REGISTER
	71		LD(HL),C	C IN 113 IMAGE REGISION
-	23		INC HL	TO THE THE THAT DESTRUCT
	72		LD (HL),D	D IN ITS IMAGE REGISTER
	23		INC HL	
	73		LD (HL),E	E IN ITS IMAGE REGISTER
02B1			INC HL	
0282			PUSH A	
02B3	D1		POP D	
02B4	73		LD (HL) ,E	F IN ITS IMAGE REGISTER
02B5	7D		LD A,L	
02B6	F EF 3		CP A,F3	TEST END OF 8 BIT REGISTER TRANSFER
02B8	200A		JRNZ, BR45	JUMP TO END OF 8 BIT REGISTER TRANSFER
02BA			EX AF, AF'	
02BB	D 9		EXX	ALTERNATE REGISTERS
	22F813		LD (RIML')HL	
			LD HL, RIMA	H' L' POINT TO A' IMAGE REGISTER
02C2	18E4		JR BR44	LOOP TO ALTERNATE REGISTER TRANSFER
			PUSH IY	SAVE IY
02 C6	FD21E813			IY POINTS TO PPH IMAGE REGISTER
02CA	E1		BOB H	TRANSPER IV TO HL
02CB	FD7403			IY "H" IN ITS IMAGE REGISTER
02CE	FD750F		LD(IY/OF),L	IY "L" IN ITS IMAGE REGISTER
02D1	DDE5		PUSH IX	
02D3	B1		POP H	TRANSFER IX TO HL
02D4	FD7402		LD(IY/02),H	IX IN ITS IMAGE REGISTER
02D7	FD750E		LD (IY/OE),L	

02DA	El		POP H	TRANSFER PROGRAM COUNTER TO HL
O2DB	FD7401		LD(IY/01),H	
02DE	FD750D		LD(IY/OD),L	Transfer PC to image register
02E1	210000		LD HL,0000	
0254	39		ADD HL, SP	Transfer SP to HL
02E5	FD7400		LD(IY/00),H	STACK POINTER IN ITS IMAGE REGISTER
02E8	FD750C		LD(IY/OC),L	
02EB	08		EX AF, AF	
02EC	D9		EXX	ALTERNATE REGISTERS
02ED	06 FE		LD B,FE	DIGIT POINTER = DIG.1
02EF	3AEE13		LD A, (RIMA)	A IMAGE REGISTER IN A
02F2	32DE13	BR46:	LD (TOUCOU),A	
02F 5	3E01		LD A,01	TWO DIGIT TRANSFER MODE
02F7	CD3D01		CALL CHART	TRANSFER A TO BUFFER REGISTER AND BUFFER MEMORY
			CALL CHART RLC B	NEXT DIGIT
02F7	CD3D01			
02F7 02FA	CD3D01 CB00		RLC B	NEXT DIGIT TEST PC "L" LOADED
02FA 02FC	CD3D01 CB00 CB50		RLC B BIT 2,B	NEXT DIGIT TEST PC "L" LOADED
02F7 02FA 02FC 02FE	CD3D01 CB00 CB50 2005		RLC B BIT 2,B JRNZ,BR47	NEXT DIGIT TEST PC "L" LOADED
02F7 02FA 02FC 02FE 0300	CD3D01 CB00 CB50 2005 3AF513	BR47:	RLC B BIT 2,B JRNZ,BR47 LD A, (RIMCOB)	NEXT DIGIT TEST PC "L" LOADED PC "L" IN A
02F7 02FA 02FC 02FE 0300 0303	CD3D01 CB00 CB50 2005 3AF513 18ED CB60	BR47:	RLC B BIT 2,B JRNZ,BR47 LD A, (RIMCOB) JR BR46	NEXT DIGIT TEST PC "L" LOADED
02F7 02FA 02FC 02FE 0300 0303 0305	CD3D01 CB00 CB50 2005 3AF513 18ED CB60	BR47:	RLC B BIT 2,B JRNZ,BR47 LD A, (RIMCOB) JR BR46 BIT 4,B	NEXT DIGIT TEST PC "L" LOADED PC "L" IN A TEST PC "R" LOADED
02F7 02FA 02FC 02FE 0300 0303 0305 0307	CD3D01 CB00 CB50 2005 3AF513 18ED CB60 2005		RLC B BIT 2,B JRNZ,BR47 LD A, (RIMCOB) JR BR46 BIT 4,B JRNZ,BR48 LD A, (RIMCOH) JR BR46	NEXT DIGIT TEST PC "L" LOADED PC "L" IN A TEST PC "H" LOADED PC "H" IN A
02F7 02FA 02FC 02FE 0300 0303 0305 0307 0309	CD3D01 CB00 CB50 2005 3AF513 18ED CB60 2005 3AE913		RLC B BIT 2,B JRNZ,BR47 LD A, (RIMCOB) JR BR46 BIT 4,B JRNZ,BR48 LD A, (RIMCOH)	NEXT DIGIT TEST PC "L" LOADED PC "L" IN A TEST PC "R" LOADED

** CAW **

CASSETTE TAPE WRITE

0313	1E00	CAW:	LD E,00	CHECKSUM REGISTER = 0
0315	06FF		LD B,FF	COUNTER INITIALIZATION FOR TRANSMISSION
0317	3E00	BR49:	LD A,00	OF ZEROES
0319	CD4A03		CALL TRANSM	
031C	10F9		DJNZ, BR49	
031E	2ADC13		LD HL, (OCARIN)	RECORD LAST LOCATION IN PROGRAM
0321	7C		LD A,H	
0322	CD4A03		CALL TRANSM	
032 5	7D		LD A,L	
0326	CD4A03		CALL TRANSM	
0329	23		INC HL	
032A	010010			START ADDRESS INITIALIZATION
032D	B 5	BR50:	PUSH H	
032E	ED42		SBC HL,BC	
0330	E1		POP H	
0331	2807		JRZ,BR51	TEST END OF PROGRAM
0333	OA		LD A, (BC)	RECORD BYTE
0334			CALL TRANSM	
0337	03		INC BC	
0338	18F3		JR BR50	
033A	7B	BR51:	LD A,E	RECORD CHECKSUM
033B			CALL TRANSM	
033 E	0680		LD B,80	·
0340		BR52:	LD A,00	TOTAL MEDICAL TOTAL AMONG F. CO.O.
0342	CD4A03			RECORD ZEROES FOR ABOUT 5 SEC.
034 5	10 F9		DJNZ,BR52	•
0347	C33E00		JP EXM	

PRO-80 MONITOR ,ALL RIGHTS RESERVED © 1981 PROTEC ** TRANSM **

TESTS BITS TO BE RECORDED, GENERATES PROTOCOL : 0-BYTE-0

034A	C 5	PUSH B	
034B	0509	LD B,09	BIT POINTER INITIALIZATION
034D	1600	BR53: LD D,00	BIT TO BE RECORDED = 0
034F	CD6803	BR54: CALL GENFREQ	RECORD START BIT AND ALL SUCCESSIVE BITS
0352	1007	DJNZ,BR55	
0354	1600	LD D,00	
0356	CD6803	CALL GENFREQ	RECORD STOP BIT
0359	C1	POP B	
035A	C9	RET	RETURN
035B	CB7F	BR55: BIT 7,A	TEST BIT = "0" OR "1"
035D	2806	JRZ,BR55	
035F	1C	INC E	INCREMENT CHECKSUM
0360	1601	LD D, 01	BIT TO BE RECORDED - 1
0362	07	RLC A	NEXT BIT
0363	18EA	JR BR54	JUMP TO RECORD "1"
0365	07	BR56: RLC A	
0366	1 8E 5	JR BR53	JUMP TO RECORD"O"

** GENFREQ **

GENERATE 1200 HZ FREQUENCIES FOR "O" AND 2400 HZ FOR "1"

0368	F5	GENFREQ:	PUSH A.	SAVE REGISTERS
0369	C 5		PUSH B	
036A	CB42		BIT O,D	TEST BIT TO BE RECORDED
036C	2804		JRZ,BR57	JUMP TO BIT = "O"
036E	3EAA		LD A, AA	BIT = "1"
0370	1802		JR BR58	
0372		BR57:	LD A,99	
0374		BR58:	LD B,10	
0376		BR59:	OUT (48),A	RECORDING
0378			LD C, 18	DELAY 2 PERIOD (AT 2400HZ)
037A	OD	BR60:	DEC C	
037B	20FD		JRNZ,BR60	
037D	07		RLC A	NEXT & PERIOD
037E	10F6		DJNZ,BR59	JUMP TO RECORD
0380	C1		POP B	RESTORE REGISTERS
0381	F1		POP A	
0382	C9		RET	

** CARE **

CASSETTE READ

0383	1E00	CARE: LD	E,00	CHECKSUM INITIALIZATION
0385	010010	LD	BC,1000	START ADDRESS INITIALIZATION
0388	1601	LD	D,01	TEST REGISTER INITIALIZATION

038A	CDAA03		CALL LECFOR	READ LAST LOCATION IN PROGRAM
038D	67		LD H,A	
038E	CDAA03		CALL LECFOR	
0391	6F		LD L,A	
0392	23		INC HL	
0393	CDAA03	BR61:	CALL LECFOR	PROGRAM READ
0396	02		LD(BC),A	
0397	03		INC BC	
0398	E 5		PUSH H	
0399	ED42		SBC HL,BC	
039B	E1		POP H	
039C	20F5		JRNZ, BR61	TEST END OF PROGRAM
039E	CDAA03	•	CALL LECFOR	CHECKSUM READ
03A1	BB		CP A,E	
03A2	2003		JRNZ,BR62	TEST ERROR
03A4	C33E00		JP EXM	CORRECT READING
03A7	C3D001	BR62:	JP EXR	ERROR

** LECFOR **

BYTE READ

03 A A	C5 LE	CFOR:	PUSH B	
03AB	0609		LD B,09	BIT POINTER INITIALIZATION
03AD	OEOO		LD C,00	BYTE INITIALIZATION
O3AF	DB44	BR63:	IN A, (44)	READ
0 3B1	CB6F		BIT 5,A	SYNCHRONIZATION TEST
0 3B 3	28FA		JRZ,BR63	
0 3B 5	CD3301		CALL DEL	DELAY
03B8	CB67		BIT 4,A	TEST Bit = 1 OR 0
03BA	280D		JRZ BR65	
03 B C	1C		INC E	INCREMENT CHECKSUM REGISTER
0 3B D	CB42		BIT O,D	
03BF	2804		JRZ,BR64	
03C1	CB3A		SRL D	TEST REGISTER = 0
	0605		LD B,05	BIT POINTER REINITIALIZATION
	3E01	BR64:	LD A,01	
03C7	1806		JR BR65	
03C9	CB42	BR65:	BIT O,D	
03CB	20E2		JRNZ, BR63	LOOP
03CD	3E00		LD A,00	
03CF	B1	BR65:	OR C	DECODE BYTE
03D0	1005		DJNZ,BR67	TEST END OF DECODING
03D2	CD3301		CALL DEL	STOP BIT DELAY
03D5	C1		POP B	
03D6	C9		RET	RETURN
03C7	CB27	BR67:	SLA A	NEXT BIT
03D9	4F		LD C,A	
O3DA	18D3		JR BR63	LOOP

03E0 03E1 03E2 03E3 03E4 03E5 03E6 03E7	03 07 0B 0F 02 06 0A 0E	TRANSCODING
03E8 03E9 03EA 03EB 03EC 03ED 03EE	01 05 09 0D 00 04 08	
03F0 03F1 03F2 03F3 03F4	3F 06 5B 4F 66	LOOK UP TABLE
03F6 03F7 03F8 03F9 03FA 03FB 03FC 03FD 03FE	7D 07 7F 67 7C 39 5E 71	SEGMENT CODES

ANNEX III

RST "RESTART" INSTRUCTIONS

The Z-80 has eight RST instruction addresses and a NMI vector address which is used in the PRO-80 for single step purpose. Upon execution of the RST instructions, the processor saves the PC content on the stack pointer and generates a jump to addresses located in the monitor memory area. Other jumps to RAM addresses have been provided allowing the user to include a second jump to a service routine located anywhere in the RAM. RST instruction cross-references have been summarized in the following table.

INSTRUCTION	MONITOR ADDRESS	RAM ADDFESS
RSTO	0000Н	
RST8	0008Н	13ввн
RST16	00010Н	1 3 BEH
RST24	0018H	13C1H
RST 32	0020Н	1 3C4H
RST40	O 02 8H	1 307H
RST48	003 0Н	13CAH
RST 56	003 8H	1 3C DH

LIMITED WARRANTY

All PROTEC Systems assembled and tested at our facility have a 90 day limited warranty for parts and labour provided the defect is not due to misuse of product.

PROTEC Kits also have a 90 day warranty for PARTS ONLY but are subject to a \$40.00 minimum service charge for labour. PROTEC will advise you in writing if the service charge exceeds this amount.

This limited warranty becomes EFFECTIVE upon receipt by PROTEC of the following WARRANTY form. Fill it out and include the name of your PROTEC Product Distributor.

•	WARRANTY
NAME:	
ADDRESS:	
MODEL:	,
SERIAL NUMBER	< • • • • • • • • • • • • • • • • • • •
DATE OF PURCH	IASE:
DISTRIBUTOR:	WARRANTY R: HASE:
	a tanjar tan