

# ADVANTAGE Technical Manual



# ADVANTAGE Technical Manual

Z80A is a registered trademark of ZILOG Corporation MOLEX is a registered trademark of Molex Corporation

Copyright © 1982, by North Star Computers, Inc. All Rights Reserved

# TABLE OF CONTENTS

Section P			Page	
1	INTR	ODUCTION	N	1-1
	1.2 1.3	System Warrant	this Manual Description Ty AGE Specifications	1-2 1-3 1-6 1-7
2	ADVA	NTAGE O	PERATION	2-1
	2.1	Operati	ng Controls	2-1
		2.1.2	Keyboard Rear Panel Controls Diskette Loading/Unloading	2-1 2-4 2-6
	2.2	System	Startup	2-7
			Standard Startup - Booting From Drive 1	2-7
		2.2.2	Alternate Startup - Booting From Drive 2	2-8
			Alternate Startup - Booting From A Serial Port Mini-Motor Startup	2-8 2-8
	2.3	Restar	ting The System	2-9
		2.3.1	Keyboard Reset	2-9
3	IMPL	EMENTING	G ADVANTAGE FEATURES	3-1
	3.1 3.2		rocessor Control Control	3-1 3-1
			Memory Mapping Memory Parity	3-1 3-6
	3.3	Interr	upts	3-7
			Maskable Interrupts Non-Maskable Interrupts	3-8 3-8
	3.4	Shared	I/O Interface Registers	3-9

Section			Page
3.5.	Keyboar	rd Control	3-16
	3.5.2 3.5.3 3.5.4 3.5.5 3.5.6 3.5.7	Keyboard Reset Enable Reset Interrupt or Polled Read Keyboard Character Overrun Cursor Lock All Caps Auto Repeat	3-16 3-17 3-17 3-19 3-19 3-12 3-21 3-21
3.6	Video I	Display Control	3-22
	3.6.2 3.6.3 3.6.4	Screen Mapping Forming Letters and Symbols Display Flag Screen Blanking Video Driver	3-23 3-25 3-27 3-27 3-27
3.7	Floppy	Disk Drive Control	3-31
	3.7.1 3.7.2 3.7.3 3.7.4 3.7.5 3.7.6 3.7.7	Power-on Initialization Motor Enable Drive Selection Seek Sector Selection Read Data Write Data Floppy Disk Data Format	3-34 3-34 3-34 3-35 3-36 3-37 3-39
3.8		isk Drive Control	3-40
	3.8.2 3.8.3 3.8.4 3.8.5	I/O Commands Head Positioning Data Format Format Operation Read Operations Write Operation	3-40 3-45 3-47 3-48 3-49 3-50
3.9	Access	ing The I/O Boards	3-51
	3.9.3	Reset Board Identification Byte Transfers Interrupt	3-51 3-51 3-53 3-53

Se	ction		Page
	3.1	0 SIO Board	3-54
		3.10.1 Reset 3.10.2 Board Identification 3.10.3 Data Transfers 3.10.4 Control 3.10.5 Status 3.10.6 Interrupt or Polled 3.10.7 SIO In Asynchronous Mode 3.10.8 SIO In Synchronous Mode	3-54 3-54 3-55 3-55 3-58 3-58 3-66
	3.1	l PIO Board	3-72
		3.11.1 Reset 3.11.2 Board Identification 3.11.3 Data Transfers 3.11.4 Control 3.11.5 Status 3.11.6 Interrupt or Polled 3.11.7 Programming Example	3-72 3-73 3-73 3-73 3-74 3-75
	3.12	Speaker Control	3-77
	3.13	Bootstrap Firmware	3-78
		3.13.1 Startup 3.13.2 Boot From Disk Drive 3.12.3 Boot From Serial Port	3-78 3-79 3-82
4	THEO	RY OF OPERATION	4-1
	4.1	Main PC Board	4-1
		4.1.1 Central Processor 4.1.2 Main RAM 4.1.3 Boot PROM 4.1.4 Auxiliary Processor and Keyboard 4.1.5 Floppy Disk Controller 4.1.6 Dislay RAM and Video Generator 4.1.7 I/O Board Interface 4.1.8 Speaker Circuit 4.1.9 Voltage Regulators	4-4 4-15 4-18 4-18
	4.2	Hard Disk Controller Board	4-44

Sect	tion		Page
		4.2.1 Track and Sector Format 4.2.2 Hard Disk Controller 4.2.3 Hard Disk Drive	4-44 4-44 4-55
5	PREV	ENTIVE MAINTENANCE	5-1
	5.2	Wear and Damage Inspection Voltage Checks and Adjustment	5-2 5-3
	5.3	Voltage Controlled Oscillator Check and Adjustment	5-4
6	DIAG	NOSTICS	6-1
	6.1 6.2	The Mini-Monitor The General Diagnostic Programs	6-2 6-4
		6.2.1 Single Block Mode 6.2.2 Floppy Disk Subsystem Test 6.2.3 Executable Memory Test 6.2.4 Video Memory Test 6.2.5 SIO Board Test 6.2.6 Keyboard Test	6-4 6-6 6-8 6-11 6-12 6-13
		6.2.7 Display Monitor Test	6-22
	6.3	Hard Disk Diagnostic Procedures	6-23
7	TROU	BLESHOOTING AND REPAIR	7-1
	7.1 7.2	Tools and Test Equipment Troubleshooting Procedures	7-1 7-2
		7.2.1 Troubleshooting Chart	7-2
	7.3	Assembly Replacement Procedures	7-15
		7.3.1 Opening and Closing ADVANTAGE Cabinet	7-16
		7.3.2 Removing and Installing The Keyboard	7-20
		7.3.3 Removing and Installing The Main PC Board	7-24
		7.3.4 Removing and Installing a Disk Drive	7-27

Section			Page
	7.3.5	Removing and Installing The	
		Power Supply Components	7-30
	7.3.6	Removing and Installing The	
		CRT and Video Board	7-31

Appendix		Page
A	CHARACTER CODE TABLES	A-1
В	I/O ADDRESS SUMMARY	B-1
С	PC BOARD JUMPERS	C-1
D	ERROR MESSAGES	D-1
E	PARTS LISTS	E-1
F	FULL ASSEMBLY DRAWINGS	F-1
G	Z80 MICROPROCESSOR DATA SHEET	G-1
Н	8251 USART DATA SHEET	H-1
I	SCHEMATICS	I-1
л	READER RESPONSE FORM	.T-1

# ILLUSTRATIONS

Figure		Page
1-1 1-2	The ADVANTAGE Computer Functional Block Diagram	1-1 1-5
2-1 2-2 2-3	The ADVANTAGE Keyboard ADVANTAGE Rear View Loading a Diskette	2-1 2-4 2-6
3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10 3-11 3-12 3-13 3-14 3-15 3-16	Memory Mapping Registers The Three Shared I/O Interface Registers Data Format In Display RAM Disk Read/Write Timing Floppy Disk Track and Sector Format Hard Disk Track and Sector Format Asynchronous Modem Configuration Header Asynchronous Terminal Configuration Header Current Loop Configuration Header Current Loop Circuit Buffer Full Modification Synchronous Modem Clock Header Synchronous Modem Configuration Header Synchronous Terminal Clock Header Synchronous Terminal Configuration Header Standard PIO Configuration Header	3-3 3-10 3-24 3-38 3-39 3-47 3-59 3-60 3-61 3-62 3-63 3-66 3-67 3-67 3-72
4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9 4-10 4-11 4-12 4-13 4-14 4-15 4-16 4-17 4-18	The ADVANTAGE System Block Diagram Central Processor Block Diagram Main RAM Block Diagram Main RAM Timing Auxilliary Processor Block Diagram Disk Controller Block Diagram Display RAM and Video Driver Horizontal Scan Timing Vertical Scan Timing I/O Board Interface Block Diagram I/O Board Timing Voltage Regulators Block Diagram Hard Disk Controller Block Diagram SIO Board Block Diagram Connector Pin Assignments (Asynchronous) SIO Connector Pin Assignments (Synchronous) PIO Board Block Diagram PIO Connector Pin Assignments	4-2 4-5 4-15 4-17 4-19 4-22 4-26 4-31 4-35 4-36 4-40 4-42 4-45 4-60 4-63 4-63
4-19 4-20	Standard PIO Configuration Header	4-66 4-68

# ILLUSTRATIONS (continued)

Figure		Page
6-1 6-2 6-3 6-4 6-5 6-6 6-7 6-8 6-9 6-10	Single Block Mode - Display Format Floppy Disk Subsystem Test - Display Format Executable Memory Test - Display Format Locating a Defective Main RAM Chip Loacating a Defective Video RAM Chip SIO Board Test - Display Format Keyboard Test Modules and Sections N-Key Rollover Test Keyboard Test Summary Display Format for Display Monitor Test	6-5 6-7 6-9 6-10 6-11 6-12 6-14 6-19 6-20
7-1 7-2 7-3	ADVANTAGE Troubleshooting Chart Pin Locations on the Disk Drive Pin Locations on the Controller Board	7-1 7-11
7-3 7-4 7-5 7-6 7-7 7-8 7-9 7-10 7-11 7-12 7-13 7-14 7-15 7-16	Pin Locations on the Controller Board (Solder Side) Power Cord Removal Bottom View of the ADVANTAGE Cabinet Separation Sequence Major Components Inside the ADVANTAGE ADVANTAGE 2Q Base Assembly ADVANTAGE HD-5 Base Assembly ADVANTAGE 2Q Cable Connections ADVANTAGE HD-5 Cable Connections Main PC Board Removal Disk Drive Shield Removal Disk Drive Cabling Upper Disk Drive Removed Power Supply Components	7-13 7-16 7-17 7-18 7-19 7-20 7-21 7-22 7-23 7-25 7-27 7-28 7-29 7-30
7-17 7-18 7-19 7-20 7-21 7-22	Cover Assembly Fan Cable Removal/Installation Video Components Video PC Board CRT Removal CRT Installation	7-32 7-32 7-34 7-35 7-36 7-38


# ILLUSTRATIONS (continued)

<u>Table</u>		<u>Page</u>
1-1	ADVANTAGE Specifications	1-7
2-1 2-2	ADVANTAGE Keys Rear Panel Controls	2-2 2-5
3-1	256K Address Space Allocation	3-2
3-2	Memory Mapping I/O Addresses	3-4
3-3	Memory Mapping Register Configurations	3-5
3-4	Memory Parity I/O Address	3-6
3-5	Memory Parity Status and Control Bytes	3-7
3-6	Shared Register Addresses	3-9
3-7	I/O Control Register Format	3-11
3-8	I/O Commands for I/O Control Register	3-12
3-9	I/O Status Register 1 Format	3-14
3-10	I/O Status Register 2 Format	3-15 3-20
3-11	Sample Routine for Reading Characters	3-26
3-12		3-28
3-13	Video Driver Control Codes	3-20
3-14	Video Driver Data Block Format	3-31
3-15	Floppy Disk I/O Addresses	3-33
3-16	Floppy Drive Control Register Format Hard Disk Drive I/O Commands	3-41
3-17	Hard Disk Drive 170 Commands Hard Disk Drive Control Register Format	3-43
3-18		3-44
3-19 3-20		3-52
3-20		3-52
3-21		3-55
3-22		3-56
3-23		3-57
3-25	Asynchronous Baud Rate Selection	3-64
3-26	Sample Asynchronous I/O Routines for SIO	
3 20	Board	3-65
3-27	Synchronous Baud Rate Selection	3-68
3-28	Sample Synchronous I/O Routines for SIO	
J 20	Board	3-69
3-29	PIO Interrup Mask Format	3-74
3-30	PIO Status Byte Format	3-75
3-31	Parallel I/O Addresses	3-76
3-22	Sample Routine for Outputting PIO Data	3-77
3-33	Boot PROM CRC Routine	3-81
4-1	I/O Status Register 1 Format	4-8
4-2	I/O Address Decoder Signals	4-9
4-3	I/O Select PROM Summary	4-10
4-4	I/O Control Register Format	4-12
4-5	I/O Commands	4-13
4-6	I/O Status Register 2 Format	4-20
4-7	Floppy Disk I/O Instructions	4-23

# ILLUSTRATIONS (continued)

Figure		Page
4-8 4-9 4-10 4-11 4-12 4-13 4-14 4-15 4-16 4-17 4-18 4-19	Floppy Disk Control Register Format HTIML Horizontal Scan PROM HTIMH Horizontal Scan PROM 60 Hz Vertical Timing PROM 50 Hz Vertical Timing PROM I/O Board Pin Assignments Hard Disk Controller Input/Output Signals SIO Board I/O Instructions SIO Board I/O Instructions PIO Board I/O Instructions PIO Status Byte Format PIO Interrupt Mask Format	4-24 4-29 4-33 4-34 4-46 4-61 4-62 4-68 4-69
5-1	Preventive Maintenance Schedule	5-1
6-1 6-2 6-3	Mini-Monitor Commands Keyboard Test Abbreviation Codes Keyboard Test Control Keys	6-3 6-16 6-21
7-1 7-2 7-3 7-4	Main Board Input Power (J11) Main Board Video Interface (J7) Main Board - Floppy Disk Power (J10) Driver Status Signals	7-6 7-6 7-10 7-14

The North Star ADVANTAGE is a high performance Z80 based microcomputer system complete with keyboard, CRT and disk drives housed in a single cabinet. The ADVANTAGE computer is illustrated in Figure 1-1. It is available in two models, with dual 5-1/4" floppy disk drives (the ADVANTAGE 2Q) or with one floppy disk drive and a 5 MByte Winchester disk drive (the ADVANTAGE HD-5).



#### 1.1 USING THIS MANUAL

This manual provides all the information necessary to interface the ADVANTAGE to peripherals, to operate it, and to troubleshoot and repair it to the whole assembly and chassis-mounted component level.

The general purpose and content of the chapters are described in the following paragraphs.

Chapter 1, Introduction, provides a general introduction to ADVANTAGE fetures, including a simplified block diagram and ADVANTAGE specifications.

Chapter 2, Operation provides a description of the keyboard and other operator controls of the ADVANTAGE.

Chapter 3, Implementing ADVANTAGE Features, provides information for interfacing peripherals to the ADVANTAGE hardware I/O ports and for interfacing software to CPU I/O registers. Hardware I/O port information includes the strapping necessary to configure the ADVANTAGE for parallel, serial, or current loop operation. Software information includes I/O addresses for status and command registers, I/O board logical and physical addresses, I/O reset masking, and disk track and sector formatting for both the floppy and hard disks.

Chapter 4, Theory Of Operation, contains a description of the operation of ADVANTAGE circuit boards based on functional circuit block diagrams.

Chapter 5, Preventive Maintenance, provides preventive maintenance instructions for the ADVANTAGE that include routine cleaning, wear and damage inspection, and power supply voltage checks and adjustment.

Chapter 6, Diagnostics, contains procedures for running the ADVANTAGE diagnostic programs.

Chapter 7, Troubleshooting and Repair, contains procedures and flowcharts for troubleshooting system faults. It also contains procedures for removing and replacing the major subassemblies.

#### 1.2 SYSTEM DESCRIPTION

The North Star ADVANTAGE is packaged in a molded high impact plastic unit with an integral keyboard. The keyboard features an ASCII typewriter-like layout with programmable function keys and a numeric keypad.

The ADVANTAGE cabinet holds the 12-inch (diagonal) monitor, video circuit assembly, and main processor board which contains the CPU, the memory, the floppy disk controller, the I/O interface circuits, and the power supply regulator. The cabinet also houses either two floppy disk drives or one floppy disk drive and one 5" Winchester hard disk drive.

The ADVANTAGE uses a 4 MHz Z80A microprocessor as the CPU. 64 Kbyte of 200 nsec dynamic random access memory (RAM) is provided for program storage, with a separate 20 Kbyte 200 nsec RAM for the bit-mapped display. A 2 Kbyte PROM contains the resident bootstrap program. An auxiliary 8035 microprocessor controls keyboard and disk input/output (I/O) to and from the CPU.


The display can operate as a 1920 character display with 24 lines  $\times$  80 characters or as a bit-mapped display with 240  $\times$  640 pixels. Each pixel is controlled by one bit in the 20 Kbyte display memory.

The n-key rollover keyboard contains 49 standard typewriter keys, 9 symbol or control keys, a 14-key numeric/cursor control pad, and 15 programmable function keys.

In the ADVANTAGE 2Q, the two integral 5-1/4" floppy disk drives are quad capacity double-sided and double-density to provide 360 Kbyte of storage per diskette. In the ADVANTAGE HD-5, the Winchester hard disk drive provides 5 Mbytes of storage.

A simplified block diagram of the ADVANTAGE computer is shown in Figure 1-2. The blocks are described briefly below. Refer to Chapter 4, Theory of Operation for more detailed descriptions of ADVANTAGE component blocks.

- The Central Control Unit maintains primary control of the system. Contained herein are the Z80 and 8035 processors and the controllers for the I/O devices.
- The 64K Main RAM (Random Access Memory) provides temporary storage of programs and data. Programs are executed while residing in this RAM.
- The 2K Boot PROM (Programmable Read-Only Memory) provides bootstrapping and a built-in Mini-Monitor for debugging functions.
- The Video Monitor and 20K Display RAM produce a high resolution display that can be used for graphics applications, or to display messages for the operator.
- The floppy Disk Drive(s) use 5-1/4 inch quad capacity diskettes. The optional hard Disk Drive replaces the second floppy drive.
- The Speaker produces a tone used to signal the operator. The frequency and duration of the tone are under program control.
- The Keyboard includes the standard typewriter configuration, a numeric keypad and 15 programmable function keys.
- The I/O Board Slots allow the ADVANTAGE to be customized for specific applications. There are six board slots which may contain interface boards for external devices or other boards which expand the computing power of the ADVANTAGE. Two types of North Star boards are presently available for use in this area: the Serial Input/Output (SIO) Board and the Parallel Input/Output (PIO) Board. As supplied, the ADVANTAGE contains an SIO board installed in I/O slot one.In an ADVANTAGE HD-5 the Hard Disk Controller resides in I/O slot six.



## 1.3 WARRANTY

North Star Computers, Inc. warrants to the original retail Customer for a period of ninety (90, days from date of purchase that the electrical and mechanical parts of the product were free from defects in material and workmanship when shipped by North Star. If such defects are detected, North Star will repair these at no cost to the Customer provided that the Customer has not improperly used or assembled the product.

North Star's obligation under this Warranty is limited to replacing or repairing, at its option, any of the products (except expendable parts thereof) that within the Warranty Period are found by products are returned to North Star through an Authorized North Star Agent (Dealer, Distributor or OEM).

Customer shall prepay transportation charges to North Star. If returned parts are replaced or repaired under the terms of this Warranty, North Star will prepay domestic U.S. transportation charges back to Customer; otherwise, Customer shall pay transportation charges in both directions.

This Warranty is invalid if any of the instructions included in the accompanying documentation are nor completely followed. Warranty does not include any repair or replacement necessitated by any casualty, misuse, or unauthorized repair or modification. Nor does it include repair or replacement of software products (which are covered by separate limited warranty agreements).

NO WARRANTY, EXPRESSED OR IMPLIED, IS EXTENDED CONCERNING COMPLETENESS, CORRECTNESS, OR SUITABILITY OF THE NORTH STAR HARDWARE FOR ANY PARTICULAR APPLICATION. THIS LIMITED FACTORY HARDWARE WARRANTY IS MADE IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED OR IMPLIED. THE LAWS AFFECTING THIS WARRANTY VARY BY STATE, AND YOU MAY HAVE ADDITIONAL RIGHTS UNDER THE LAWS OF YOUR STATE.

# 1.4 ADVANTAGE SPECIFICATIONS

Table 1-1 lists the physical and electrical characteristics of the ADVANTAGE.

Table 1-1

Table 1-1			
AD	VANTAGE Specifications		
CABINET			
Dimensions 4	8 cm wide x 51 cm long x 31.5 cm high		
(	18-3/4 in x 20 in x 12-1/2 in)		
Net Weight 1	9.5 kg (43 lbs)		
Composition H	igh impact structural foam		
POWER REQUIREMENT	<u>es</u>		
External (with Internal Line Fil	ter)		
	5 VAC, (98 to 132 VAC) Hz		
	0 VAC, (196 to 264 VAC) 0/60 Hz		
Internal Supply ± Voltages ±	-5 VDC <u>+</u> 5% -12 VDC <u>+</u> 5%		
Power 2 Consumption 1	2 amps @ 115V 1 amp @ 230V		
TEMPERATURE AND HUMIDITY			
Operating: (with diskette)	10 C to 40 C (50 F to 104 F) 20% to 80% non-condensing		
Non-operating	-40 C to 60 C (-40 F to 140 F)		

# Table 1-1 (continued)

Shipping

-40 C to 52 C

(-40 F to 125 F)

5% to 95% non-condensing

PROCESSOR/MEMORY

CPU

Z80A Microprocessor, operating speed: 4MHz

8035 auxiliary processor for keyboard and disk

Memory

64K byte Main RAM 20K byte Display RAM 2K byte Boot PROM

VIDEO

Screen

28 cm (12 in) diagonal

P31 phosphor (green)
High impact, non-glare safety shield

Grid

1920 character display, 24 lines by 80 characters

5X7 character in 8x10 dot matrix

Graphics

resolution

240 pixel high x 640 pixel wide

Refresh rate

60 Hz

CRT Anode Voltage

17 KV maximum

KEYBOARD

Keytops

Sculptured

Selectric-compatible

N-Key roll-over for fast data entry

Number of Keys: 87

Key Groups

49 Standard Typewriter Keys

14-key Numeric Pad with ENTER key 15 Programmable Function Keys 9 Additional Symbol/Control Keys

## Table 1-1 (continued)

Other features Full Cursor control

Special Shift-Lock Keys

5 Shift Modes Auto Repeat

## FLOPPY DISK DRIVES

Number of

Two floppy disk drives housed in cabinet

drives

Diskettes Standard 5-1/4 in floppy diskettes.

Recommended type: Dysan part No. 107/2D.

512 bytes/sector, 10 (hard) sectors/ track

35 tracks/side, 2 sides/diskette

Storage

Quad (double-sided, double-density)

360K bytes per diskette (formatted)

Transfer Rate

250K bits/second

Latency

100 ms

(average)

Access Time

Track-to-Track 5 ms

Track Density 48 tpi

Tracks per Side 35

# ERROR RATES

Soft errors

1 per 10<sup>8</sup> bits read

Hard errors

1 per 10<sup>11</sup>bits read

Seek errors

1 per 10<sup>6</sup> seeks

Disk speed

 $300 \text{ rpm} \pm 3.0\%$ 

# Table 1-1 (Continued)

HARD DISK DRIVE	
Per Surface 1	5.38 megabytes .59 megabytes .0416 bytes
Per surface 1 Per track 8 Per sector 5	6.0 megabytes 1.25 megabytes 3192 bytes 512 bytes 16
Transfer Rate 5	o.0 megabits per second
	3 ms 170 ms 300 ms 15 ms
Average Latency 8	3.33 ms
Recording Density 7 Flux Density 7 Track Density 2 Cylinders 1	
Max Error Rates:  Soft read errors = 1 per 10 <sup>9</sup> bits  Hard read errors = 1 per 10 <sup>11</sup> bits  Seek errors = 1 per 10 <sup>6</sup> seek	read
Less bad spots, if any (max 16) Not recoverable within 16 retries.	

1-10

_		
	·	
	 	 ·

This chapter describes startup and general operation of the ADVANTAGE. It contains a description of the keyboard and rear panel controls of the ADVANTAGE. It also provides instructions for loading diskettes in the floppy drive(s), booting a program, and methods for performing a system reset.

#### 2.1 OPERATING CONTROLS

The ADVANTAGE operating controls consist of the keyboard and rear panel controls. On the rear panel are a power switch, screen brightness control, and the system Reset button. For operation of the disk drives, diskette loading and unloading procedures are given.

# 2.1.1 Keyboard

Primary system control is maintained by entering commands and data from the ADVANTAGE keyboard. The keyboard is illustrated in Figure 2-1. There are 87 keys, described in Table 2-1. The keys generate standard ASCII codes as well as additional 8-bit hex codes. Keys and their codes are listed under various tabulations in Appendix A.

Characters entered from the keyboard are displayed on the CRT screen under program control. A program-maintained cursor marks the position on the screen where the next character entry will be displayed.




Table 2-1

Table 2-1				
ADVANTAGE Keys				
Key Group	Keys	Description		
CHARACTER	ABCDEFGHIJKLM NOPQRSTUVWXYZ 1234567890!@# \$%^&*()=+;: '",.<>/?[]{} (space)	Alphabetic, numeric, and special symbols. Numbers and three symbols (.,-) are also available on the numeric pad.		
KEYBOARD CONTROL	SHIFT	Either of two identical keys which cause most of the other keys to shift into upper case (see Appendix A).		
	ALL CAPS	Shifts only alphabetic characters to upper case. Key is a "push on-off" type with LED to signal when function is active.		
	RETURN	Carriage return.		
	TAB	Position to next tab set on the line. Setting and releasing tabs is done under program control.		
	<x]< td=""><td>Character delete, backspace, or delete and backspace depending upon the program being used.</td></x]<>	Character delete, backspace, or delete and backspace depending upon the program being used.		
	ENTER	Numeric pad data entry key.		
CURSOR CONTROL	<pre>8 direction arrows</pre>	All cursor activity is under program control.		
	CURSOR LOCK	Shifts only cursor control keys (1-9 on numeric pad) to allow cursor positioning without using SHIFT key. Key is a "push on-push off" type with LED to signal when key is active.		

Table 2-1 (continued)

Key Group	Keys	Description
FUNCTION	F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15	Special purpose keys entirely under program control. Each Function key can generate up to three codes.
PROGRAM	ESC	(ESCAPE) key under program control.
	CONTROL	(CTRL) operates as a special shift for keys.
	CMND	(Command) operates as a special shift for keys.

# 2.1.2 Rear Panel Controls

A rear view of the ADVANTAGE is shown in Figure 2-2. Table 2-2 describes the controls shown in the figure.





Table 2-2

Rear Panel Controls				
Control	Description			
ON/OFF Switch	Applies/removes electrical power to the unit.			
Power Cord Receptacle	Mates with power cord to provide electric current from AC power source.			
Fuse Holder	Contains the AC line fuse. Use 2A slo-blo (time delay) fuse for 115V operation and 1A time delay fuse for 230V operation.			
Reset Pushbutton	Resets and initializes the system. After reset, data in Main Memory is indeter-minate but disk storage data is not affected.			
I/O Plate	Openings in plate allow access to I/O connectors on I/O Boards 1 through 6. A Serial I/O Board is a standard installation in slot 1. In hard disk systems, the Hard Disk Controller resides in slot 6.			
Brightness Control	Controls brightness of the display screen. Turn clockwise to increase brightness.			

# 2.1.3 Diskette Loading/Unloading

To load a diskette onto a floppy disk drive, proceed as follows:

- 1. Open the latch on the front of the disk drive.
- 2. Hold the diskette on the label end, with the label facing up and the write protect notch on the left (see Figure 2-3).
- 3. Insert the diskette into the drive and push it all the way back until it contacts the rear of the disk slot.
- 4. Close the latch.



To unload a diskette, proceed as follows:

- 1. Wait until the red indicator light on the front of the disk drive goes out.
- 2. Open the latch on the front of the drive.
- 3. Grasp the edge of the diskette and pull it out.

# 2.2 SYSTEM STARTUP

Startup is a function of the bootstrap routines contained in ROM. Drive 1 is programmed as the default drive in the bootstrap program; Drive 1, therefore, is the drive normally used for booting the operating system.

# 2.2.1 Standard Startup - Booting From Drive 1

To boot from floppy disk drive 1, proceed as follows:

 Insure that there are no diskettes in the floppy disk drive(s).

#### CAUTION

Turning power on or off with diskettes loaded may cause loss of data on the diskettes.

- Turn on ADVANTAGE power by pressing the ON/OFF switch at the rear of the cabinet to the ON position.
- 3. Insert a system diskette or diagnostic diskette into drive 1. Drive 1 is:
  - the upper drive in an ADVANTAGE with dual floppy drives
  - the lower drive in an ADVANTAGE with a hard disk.
- 4. Press RETURN after the message "LOAD SYSTEM" appears on the screen. A program is read from drive 1, and control is turned over to the operating system or the diagnostics.
- 5. Proceed as prompted by the program loaded. If diagnostics have been loaded, refer to Chapter 6 for further information.

# 2.2.2 Alternate Startup - Booting From Drive 2

An ADVANTAGE with dual floppy drives may be booted from drive 2 (the lower drive). To boot from Drive 2, proceed as in Section 2.2.1, except as follows:

- At step 3 insert the system or diagnostic diskette into Drive 2.
- At step 4 when the "LOAD SYSTEM" message appears, type D2 before pressing RETURN.

# 2.2.3 Alternate Startup - Booting From A Serial Port

The bootstrap program allows the system to load a program through a serial communication link. To use this feature, you must have a Serial I/O board installed in slot 3. Section 3.13.3 gives details of the communication link.

To boot from a serial port, proceed as follows:

- 1. Power up the ADVANTAGE (Section 2.2.1) or Reset (Section 2.3) to obtain the "LOAD SYSTEM" message.
- When the "LOAD SYSTEM" message appears, type S and then press RETURN. The system then boots from the serial port.

#### 2.2.4 Mini-Monitor Startup

The built-in Mini-Monitor may be started up as follows. Refer to Section 6.1 for a description of Mini-Monitor commands:

- 1. Power up the ADVANTAGE (Section 2.2.1) or Reset (Section 2.3) to obtain the "LOAD SYSTEM" message.
- 2. When the "LOAD SYSTEM" message appears, press CONTROL-C to enter the Mini-Monitor.

## 2.3 RESTARTING THE SYSTEM

The ADVANTAGE may be restarted by entering the unique keyboard Reset sequence, by cycling power, or by pushing the rear panel Reset button. Cycling the power forces the CPU program counter to the base address (0000H); the Reset switch and the keyboard sequence both send a non-maskable interrupt (NMI) to the CPU (refer to Section 4.1.1). This interrupt forces the ADVANTAGE to re-initialize and display the "LOAD SYSTEM" prompt.

#### CAUTION

Resetting the ADVANTAGE during program operation can cause loss of data. Use the keyboard reset feature to reset the ADVANTAGE only to recover from system hard errors.

RESET THE ADVANTAGE USING THE REAR PANEL SWITCH ONLY WHEN ALL RECOVERY METHODS HAVE FAILED.

# 2.3.1 Keyboard Reset

The ADVANTAGE system may be reset by pressing four keys simultaneously on the keyboard. The keys are: CMND, both SHIFT keys, and <X]. The effect of this reset is equivalent to pushing the Reset pushbutton on the rear of the ADVANTAGE cabinet.

The keyboard reset feature may be enabled and disabled under program control. When power is first applied to the ADVANTAGE or after the Reset pushbutton is pressed, the keyboard reset feature is enabled. Thereafter, the feature can be disabled and re-enabled by the program (see Section 3.5.1).

This chapter provides programming information for the various sections of the ADVANTAGE, including the I/O devices. It also explains how to reconfigure the SIO and PIO boards to change their mode of operation.

# 3.1 MICROPROCESSOR CONTROL

The ADVANTAGE uses the Z-80A microprocessor as its central processing unit (CPU). Refer to the Appendix G for the programming details of this integrated circuit.

## 3.2 MEMORY CONTROL

# 3.2.1 Memory Mapping

The ADVANTAGE computer uses a memory mapping scheme to expand its memory addressing capabilities from 64K bytes to 256K bytes. This effectively expands the Memory Address bus from 16 bits to 18 bits.

The addressing scheme divides the 256K bytes into 16 pages of 16K bytes each (see Table 3-1). The three major areas of memory in the ADVANTAGE: the Main RAM, the Display RAM, and the Boot PROM, are permanently assigned to the addresses shown in the table.


Table 3-1

	256K Address Space Allocation					
Page	18-Bit Address	Contents				
0 1 2 3	00000 - 03FFF 04000 - 07FFF 08000 - 0BFFF 0C000 - 0FFFF	16K bytes of Main RAM 16K bytes of Main RAM 16K bytes of Main RAM 16K bytes of Main RAM				
4 5 6 7	10000 - 13FFF 14000 - 17FFF 18000 - 1BFFF 1C000 - 1FFFF	Not presently used				
8 9 A B	20000 - 23FFF 24000 - 27FFF 28000 - 2BFFF 2C000 - 2FFFF	First 16K bytes of Display RAM Last 4K bytes of Display RAM repeated four times Not used Not used				
C D E F	30000 - 33FFF 34000 - 37FFF 38000 - 3BFFF 3C000 - 3FFFF	2K-byte Boot PROM repeats to fill 64K bytes				

Memory mapping is implemented by four Memory Mapping registers. Figure 3-1 shows how these registers work.

First, output instructions are used to load the register with the appropriate bits. Thereafter, each time the memory is accessed, the upper two bits of the program address automatically generate four bits of memory address by selecting one of the four Memory Mapping registers. The remaining 14 bits of the program address are passed through to the memory address without change.

With any one configuration of the Memory Mapping registers, the program has access to only four of the 16 possible pages. In order to change the four pages it wishes to access, the program must change one or more of the Mapping registers.



3-3

The Memory Mapping registers are initialized or changed by executing output instructions. The registers are write-only; their contents cannot be read by the program. Memory mapping I/O addresses are summarized in Table 3-2.

Table 3-2

Memory Mapping I/O Addresses					
I/O Address (Hexadecimal)	Operation	Description			
A0	OUTPUT only	Memory Map register 0			
Al	OUTPUT only	Memory Map register 1			
A2	OUTPUT only	Memory Map register 2			
А3	OUTPUT only	Memory Map register 3			

#### NOTES

- When these I/O addresses are decoded, bits 2 and 3 are ignored. This produces four addresses for each function that work equally well. For example, addresses AO, A4 and A8 all produce identical results.
- Attempting to read from any of the addresses listed in this table will read indeterminate data, and will load indeterminate data into the corresponding Memory Mapping register.

The bits from the output byte that are used to load any of the Memory Mapping registers are bits 7,2,1 and 0. The format of the output byte is shown in Table 3.3.

As an example of programming the mapping registers, the Display RAM may be mapped into pages 0 and 1 (program addresses 0000H through 7FFFH by performing the following two steps:

- 1. Output 80H to I/O address A0H.
- 2. Output 81H to I/O address AlH.

Table 3-3

Memory Mappi	ing Register Configurations			
Bits of Output Byte 76543210	Memory Reference			
0xxxxnnn	Main RAM page NNN			
lxxxx00N	Display RAM, N=0 is page 8 N=1 is page 9			
lxxxxlxx	Boot Prom			
NOTE: xx = ignored bits	NOTE: xx = ignored bits			

#### MEMORY MAPPING IN INTERRUPT MODE

When programming the ADVANTAGE computer in interrupt mode, take care to configure the memory mapping registers so that the automatic branch to the interrupt service routine is directed to the correct page of memory. Exactly how this is done depends on how the Z80 processor is programmed to respond to interrupts (see Appendix G). If the Z80 processor is programmed for a "Mode 2" response, the I/O ports in the ADVANTAGE respond with an "FF" regardless of which port generated the interrupt.

# 3.2.2 Memory Parity

The Main RAM has a parity bit associated with each memory location. The display and PROM memories do not have parity. The Main RAM parity bit is automatically written during a write operation and checked during a read operation. If an incorrect parity bit is encountered during a read operation the Parity Error flag is set. A parity error can also occur when a memory location is read without a previous write operation.


The handling of parity errors can be controlled through the use of the status and control bytes shown in Table 3-5. The address of these bytes is given in Table 3-4.

Table 3-4

Memory Parity I/O Address					
I/O Address (Bexadecimal)	Operation	Description			
60	READ	Read Memory Parity Status byte			
60	WRITE	Load Memory Parity Control byte			

NOTE: When I/O address 60 is decoded, address bits 0,1,2 and 3 are ignored. This permits addresses 61 through 6F to work as well as 60.

Table 3-5



#### 3.3 INTERRUPTS

The Z80 processor has two interrupt inputs: a Maskable Interrupt (INT) and a Non-Maskable Interrupt (NMI). Refer to the data sheet in Appendix G for information about how these inputs affect the Z80 processor.

These interrupt inputs are used on the ADVANTAGE as listed below.

# 3.3.1 Maskable Interrupts

The sources of maskable interrupts are as follows:

- 1. The Keyboard. See Section 3.5.
- 2. The Video Controller. See Section 3.6.
- 3. I/O Boards. See Section 3.8.
- 4. Memory parity error. A parity error in the Main RAM may cause a maskable interrupt or a non-maskable interrupt, depending upon jumper W4 on the Main PC Board. As shipped, the parity error is connected to the maskable interrupt. See also Section 3.2.2.

# 3.3.2 Non-Maskable Interrupts.

The sources of non-maskable interrupts are as follows:

- 1. Power Reset. This reset occurs whenever power is turned on, or whenever power is interrupted. The power reset also resets the Z80 processor.
- Reset Pushbutton. This control is located on the rear panel of the ADVANTAGE.
- 3. Keyboard Reset. This reset is under program control (see Section 3.5.1).
- 4. Memory Parity Error. Normally a maskable interrupt (see Section 3.3.1 above) but may be jumpered to be non-maskable. North Star software does not support parity error connection to the non-maskable interrupt.

# 3.4 SHARED I/O INTERFACE REGISTERS

The Z80 processor uses several status and control registers in order to communicate with other system components. Most of these registers are dedicated to a particular I/O device, but three of them, the I/O Control register, Status register 1 and Status register 2 are shared by more than one device. Figure 3-2 shows the relationship of these registers to the devices which they serve.


These three 'shared registers' are introduced and briefly described in this section. Their use on a particular device such as the keyboard or video monitor is covered in the section for that device.

Table 3-6

Shared Register Addresses				
I/O Address (Hexadecimal)	Operation	Description		
F0	WRITE only	Load I/O Control register		
EO	READ only	Read Status register l		
D0	READ only	Read Status register 2		


#### NOTES

- When these I/O addresses are decoded, address bits 0,1,2 and 3 are ignored. This produces 16 addresses for each function that work equally as well. For example, addresses F0 through FF all produce identical results.
- The I/O Control register is in an indeterminate state when power is turned on, and is not affected by any reset. Reading from this address at any time will cause indeterminate data to be read and to be loaded into the I/O Control register.
- Do not write to Status Register 1 or Status Register 2 as it causes bus conflicts.



ADVANTAGE 3-10 TECHNICAL MANUAL

Table 3-7



The three shared registers are addressed as shown in Table 3-6. Their formats are given in Table 3-7, 3-9 and 3-10. Table 3-8 defines the I/O Commands, which are generated by the low-order three bits of the I/O Control register.

Table 3-8

	I/O Commands for I/O Control Register (I/O Address FOH)				
Command Number	Bits 0-2 of Control Register	Description			
0	000	Show Sector. Place disk sector number into bits 0-3 of I/O Status register 2. The sector number has a range of 0-9, or one of two special codes: E = disk drive motors off, and F=index pulse detected. This function is also performed by command 5.			
1	001	Show Char LSB's. Place low-order four bits of keyboard character into I/O Status register 2, bits 0-3.			
2	010	Show Char MSB's. Place high-order four bits of keyboard character into I/O Status register 2, bits 0-3. Reset Keyboard flag, bit 6 of the same register.			
3	011	Complement Keyboard MI Flag. Complement the state of the Keyboard Maskable Interrupt flag. Following execution of the command 3, the state of this flag appears in bit 0 of I/O Status register 1. One=on, zero=off. The KB MI flag allows the Keyboard Data flag, bit 6 of I/O Status register 2, to generate a maskable interrupt.			

Table 3-8 (continued)

Command Number	Bits 0-2 of Control Register	Description
4	100	Complement Cursor Lock Flag. Change the state of the Cursor Lock flag, and place that flag into bit 0 of I/O Status register 2. One = on, zero = off.
5	101	Start Disk Drive Motors. Turn on both disk drive motors. Motors remain on for 3 seconds after the command is removed. Also perform "Show Sector" command (see above).
6	110	Used only as part of the command 6, command 7 sequence (see below).
6,7	110,111	Complement Keyboard NMI Flaq. This 2-command sequence complement of the state of the Keyboard Non-maskable Interrupt flag. Following execution of this command sequence, the KB NMI flag appears in bit 0 of I/O Status register 2. One=on, zero=off. When this flag is on, the keyboard reset feature is enabled (see Section 2.1.4).
7	111	Complement All Caps Flags. When used alone, this command changes the state of the All Caps flag, and places that flag in bit 0 of I/O Status register 2. One = on, zero = off.

NOTE: In order for the I/O Commands to be effective, they must remain in the I/O Control register until the Command Acknowledge bit changes state. This bit is number 7 in I/O Status Register 2.

Table 3-9





Table 3-10



# Table 3-10 (Continued)

#### NOTES

- Bits 0-3 are only valid after bit 7 changes state to acknowledge that the command has been executed.
- When bits 0-3 contain the disk sector number, they have a range of 0-9 for the 10 sectors, or one of the following special codes:

E = disk drive motors off

F = index pulse detected

# 3.5 KEYBOARD CONTROL

This section contains the programming information for the ADVANTAGE keyboard. Refer to the diagrams and tables in Section 3.4 for the following discussion.

# 3.5.1 Keyboard Reset Enable

The 4-key reset feature of the ADVANTAGE keyboard may be enabled or disabled under program control. This feature is initially enabled at power-up. It may be disabled under program control by issuing the two-command sequence "6,7" to the I/O Control register (I/O address FOH) when the feature is enabled. This command sequence complements the current state of the Keyboard NMI flag and places its current state into bit 0 of I/O Status register 2 (I/O address DOH).

The keyboard reset is enabled by power-on reset, pushing the RESET button, or by the program issuing the "6,7" sequence to the I/O Control register when the feature is disabled. Once enabled, the 4-key keyboard reset functions exactly like the RESET pushbutton reset. It forces a non-maskable interrupt to reset the system as described in the following section.

#### 3.5.2 RESET

When the I/O Reset bit (I/O address FOH, bit 4) is set to zero, it has the following effect on the operation of the keyboard.

- 1. If there is an active maskable interrupt from the keyboard, it is reset.
- 2. The Keyboard Maskable Interrupt flag is reset. This disables maskable interrupts from the keyboard.
- 3. The Keyboard Data flag is reset. This flag is bit 6 of I/O Status register 2.
- 4. The Cursor Lock feature is reset (see Section 3.5.6).
- 5. The All Caps feature is reset (see Section 3.5.7).
- 6. The Auto-Repeat flag is reset. This flag is bit 4 of I/O Status register 2.
- 7. The Character Overrun flag is reset. This flag is bit 5 of I/O Status register 2.

This bit should be returned to a one for normal operation of the keyboard.

# 3.5.3 Interrupt or Polled

The keyboard may be serviced in the interrupt mode, or it may be polled by the program.

Interrupt Mode. If the interrupt mode is used, the program must set the Keyboard Maskable Interrupt (KB MI) flag. The following procedure may be used for this purpose.

- 1. Input and record the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- Issue command 3 to the I/O Control register (I/O address FOH).

- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- 4. Input from I/O Status register 2 and check bit 0. If this bit is on, the KB MI flag is now set.
- 5. If the KB MI flag is reset, repeat step 2 above.

When the keyboard causes an interrupt, the program can verify the source of the interrupt by inputting from I/O Status register and checking bit 0. This bit is on if the keyboard is interrupting.

To clear the interrupt, the program must input keyboard characters (see Section 3.5.4) until the Keyboard Data flag is reset. This flag is bit 6 of I/O Status register 2.

Polled. If the keyboard is to be polled rather than operated in interrupt mode, the KB MI flag must be reset. This flag is reset when the ADVANTAGE power is turned on, or when the ADVANTAGE Reset Button is pushed. The program may reset the KB MI flag by repeating the same sequence as above and checking the bit for "off" (zero) at step 4. Perform a repeat (step 5) if the KB MI flag is set.

The program polls the keyboard by periodically inputting from I/O Status register 2 (I/O address DOH) and checking bit 6. If the bit is on, the program reads the keyboard character(s) as described below.

# 3.5.4 Read Keyboard

Characters are read from the keyboard by performing the sequence given below. A sample subroutine for reading keyboard data without using interrupts is given in Table 3-11.

- 1. Input and record the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- Issue command 1 to the I/O Control register (I/O address FOH).
- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- Input the low-order nibble of the character from I/O address DOH.
- 5. Issue command 2 to I/O address FOH.
- 6. Wait for the Command Acknowledge bit to toggle.
- 7. Input the high-order nibble of the character from I/O address DOH.

# 3.5.5 Character Overrun

I/O address DOH should be input and bit 5 checked each time a character is input from the keyboard. If the bit is a one, it indicates that the seven-character keyboard buffer was overfilled, resulting in the loss of one or more characters.

TABLE 3-11
Sample Routine for Reading Characters

1	00D0	==	SPRCS	==	ODOH	;	STATUS REG 2 ADDR
2	0040	==	CHRDY		040H	;	KEYBOARD STATUS MASK
3	00F8	==	CNTRG		OFOH		CONTROL REGISTER ADDR
4	0038	==	NORM	==	0 <b>1</b> 8H	;	NORMAL CONTROL REG VALUE
5	0001	==	CHDSL	==	001H	;	COMMAND TO SHOW LOWER NIBBLE
6	0002	==	CHDSU		002H	;	COMMAND TO SHOW UPPER NIBBLE
7	•••		;			-	
8	0000'	DBD0	KEY:	IN	SPRCS		STATUS REG 2
9	0002'			ANI	CHRDY		TEST FOR CHARACTER READY
10	0004'	28FA		JRZ	KEY	;	WAIT FOR KEYSTROKE
11	0006'	DBD0		IN	SPRCS	;	RESPONSE TO CURRENT COMMAND
12	0008'	6F		MOV	L,A		SAVE FOR COMMAND ACK TEST
13	0009'	3E19		MVI	A, NORM	+CHI	DSL ; LOWER NIBBLE COMMANI
14	000B'			OUT	CNTRG	;	REQUEST LOWER NIBBLE FIRST
15	000D'	DBD0	KEY1:	IN	SPRCS		
16	000F'	AD		XRA	L		TEST FOR COMMAND ACK
17	0016'	F2 00	0D'	JР	KEY1		WAIT FOR COMMAND ACK
18	0013'	DBD0		IN	SPRCS		GET LOWER NIBBLE
19	0015'	E60F		ANI	15	;	MASK TO NIBBLE ONLY
20	0017 <b>'</b>	67		MOV	H,A		
21	0018'	3E1A		MVI	A, NORM	+CH	DSU ; UPPER NIBBLE COMMANI
22	001A'	D3F0		OUT		;	ALSO ADJUSTS FIFO AND STATUS
23	001C'		KEY2:		SPRCS		
24	001E'	AD		XRA	L		TO THE POP AMORUPE ACK
25	001F'	FA 00	1C <b>'</b>	JM	KEY2		WAIT FOR ANOTHER ACK
26	0022	DBD0		IN	SPRCS		GET UPPER NIBBLE
27	0024'	87		ADD	A		X2
28	0025'	87		ADD	A		X4
29	0026'	87		ADD	A		X8
30	0027'	87		ADD	A		X16
31	0028'			ORA	H	;	COMBINE THE TWO NIBBLES
32 33	0029'	09		RET .END			

#### 3.5.6 Cursor Lock

The CURSOR LOCK key alters the codes that are produced by some of the keys on the numeric keypad as defined in Appendix A.

The CURSOR LOCK key has a built-in light that indicates whether the feature is on or off. This feature can be set or reset by pressing the key, or by issuing a command from the program.

To change the state of the CURSOR LOCK feature, perform the following sequence:

- 1. Input and save the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- 2. Issue command 4 to I/O address FOH.
- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- 4. If desired, confirm the new state of CURSOR LOCK by inputting I/O address DOH and checking bit 0. One = on, zero = off.

### 3.5.7 All Caps

The ALL CAPS key alters the codes that are produced by the alphabetic keys as defined in Appendix A.

The ALL CAPS key has a built-in light that indicates whether the feature is on or off. This feature can be set or reset by pressing the key, or by issuing a command from the program.

To change the state of the ALL CAPS feature, perform the following sequence:

- 1. Input and save the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- 2. Issue command 7 to FOH.
- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.

4. If desired, confirm the new state of ALL CAPS by inputting I/O address DOH and checking bit 0. One = on, zero = off.

# 3.5.8 Auto-Repeat

If any key or legal combination of keys is held down for more than 800 milliseconds, the Auto-Repeat bit in Status register 2 is set. It will remain set until release of the key(s). In addition, a special character (FFH) is inserted by the keyboard following the one that is to be repeated. The keyboard sends the character to be repeated only once.

If the program is to implement the Auto-Repeat feature, it should perform the following procedure:

- Input I/O address DOH and check bit 4. A "one" indicates repeat.
- 2. If this bit is set, start inputting keyboard characters until the FFH character is encountered.
- 3. When FFH is found, the preceeding character will be the one that should be repeated.
- 4. Discard the FFH character.
- 5. Continue to repeat the character until the Auto-Repeat bit is reset.

If the program is not to implement the Auto-Repeat feature, it should simply discard the FFH character.

# 3.6 VIDEO DISPLAY CONTROL

# 3.6.1 Screen Mapping


The video display consists of a matrix of contiguous dot positions that is 640 dots wide and 240 dots high. There is a one-to-one correspondence between each dot position and a bit in memory.

Data to be displayed on the screen is stored in the Display RAM. This RAM contains enough data to produce a display that is the same width as the screen format (640 dots) but is 256 dots high (see Figure 3-3).

The screen can be made to scroll vertically through the Display RAM in a wrap-around fashion. For example, if the screen is scrolled down so that the 50th horizontal row of dots in the RAM format is displayed at the top of the screen, then row 51 will be next, then 52, etc., until row 256 is encountered somewhere near the bottom of the screen. At that point the display continues with row 1 of dots in the RAM format, then row 2, row 3, etc., until the bottom of the screen is encountered.

The Display RAM is physically located between memory addresses 20000H and 24FFFH. The actual program addresses used to access this RAM depend on the state of the Memory Mapping registers (see Section 3.2.1). For the purpose of this discussion, assume that the Display RAM has been mapped into pages 0 and 1, i.e., 80H has been output to I/O address AOH, and 81H has been output to I/O address AIH.

The data in the Display RAM is organized as shown in Figure 3-3. To write into any dot or group of dots on the screen load the appropriate bit pattern into the correct locations of Display RAM, and insure that the screen is scrolled into position so that the bits are displayed.



To scroll the screen, change the number in the Start Scan register. Table 3-12 gives the I/O addresses of the register. The binary number in this register indicates how far down the screen image will be positioned relative to the top of the Display RAM format (see Figure 3-3). For example, if 02H is output to this register, the data for the top row of dots on the screen will come from RAM locations 0002H, 0102H, 0202H, etc.

# 3.6.2 Forming Letters and Symbols

The flexibility of the display screen format allows the user to form characters of virtually any style or size. For convenience, a set of standard character shapes is stored in the Boot PROM. When these characters are used, the display may contain 24 horizontal rows of characters with 80 characters per row. Instructions for accessing these characters are given in Section 3.6.5.

Table 3-12

# Video I/O Addresses

I/O Address (Hexadecimal)	Operation	Description
90	OUTPUT	Load Start Scan Register. This 8-bit register specifies which display line is to be on top of the screen.
в0	INPUT or OUTPUT	Clear Display Flag. This flag marks the period between automatic scans of the display screen (see Section 3.6.3 below).

#### NOTES

- When these I/O addresses are decoded, address bits 0,1,2 and 3 are ignored. This produces 16 addresses for each function that work equally well. For example, addresses 90 through 9F all produce identical results.
- When inputting from address 90, the input data is indeterminate.
- When outputting to address BO, the output data is ignored.

### 3.6.3 Display Flag

The Display flag is bit 2 in I/O Status register 1 (I/O address EOH). This flag allows the program to synchronize data transfers to the Display RAM. This prevents the momentary flicker that would otherwise occur when RAM data was being changed at the same time that it was going through a refresh cycle.

The flag is set each time the automatic refresh circuitry completes a scan of the display screen, or approximately every 17 milliseconds. The flag is reset by the program (see Table 3-12). When the Display flag is set, it marks the beginning of a 0.50 millisecond period, during which time the screen is not being scanned. After this period, scanning resumes at the top of the screen and moves toward the bottom.

The Display flag causes a maskable interrupt each time it sets, if bit 7 is set in the I/O Control register (I/O address FOH).

# 3.6.4 Screen Blanking

The screen may be blanked by setting bit 5 of the I/O Control register (I/O address FOH). Resetting the bit allows the screen to display again the contents of Display RAM.

#### 3.6.5 The Video Driver

The Video Driver is a Z80 processor subroutine within the Boot PROM. It is used to generate character templates for the video display and for controlling the cursor. The generated templates are 8 dots wide and 10 dots high, including the intercharacter and interline spaces.

The user supplies a list of parameters to the Video Driver that includes the current position of the cursor. The user then passes a single character to the Video Driver. If the character corresponds to one of the 96 displayable ASCII characters listed in Appendix A, it is displayed on the screen at the current cursor position. If the character corresponds to one of the control codes listed in Table 3-13, the Video Driver executes the appropriate command.

Table 3-13

Video Driver Control Codes				
Control Code	Hexadecimal Value	Description		
CTRL-H CTRL-J CTRL-K CTRL-L CTRL-M CTRL-N CTRL-O CTRL-Z CTRL-Y CTRL-Y CTRL-	08 0A 0B 0C 0D 0E 0F 18 19 1F	Backspace (cursor left) Line Feed (cursor down) Reverse Line Feed (cursor up) Forespace (cursor right) Carriage Return Clear to End of Line Clear to End of Screen Cursor On Cursor Off New Line Home Cursor (to upper left corner of screen)		

Before using the Video Driver, map the Boot PROM into 8000H and map the Display RAM into 0000H and 4000H (see Section 3.2.1). The Video Driver does not use the Z80 processor stack pointer. A block of eleven bytes of data in main RAM must be set up before calling the Video Driver. The calling sequence is shown below and the data block format is shown in Table 3-14.

# To invoke the Video Driver:

- 1. Set up the 11-byte RAM block as described in Table 3-14.
- Set Z80 processor IX Register to the start address of the RAM block.
   Place the desired byte in the Z80 processor
- accumulator.
- 4. Jump to the Video Driver entry point (JMP 87FDH).

Table 3-14

		Video Driver Data Block Format
Byte	Name	Description
1	CURSX	Cursor Column Number. There are 80 columns on the screen numbered 00H through 4FH. Each column is one byte wide.
2	CURSY	Cursor Line Number. There are 256 lines numbered 00H through FFH. This number refers to the top line of the cursor template.
3-4	PIXEL	PIXEL Data Table Address. The standard Pixel Data Table is in the PROM at address 8561H.
5	SCRCT	Line Number. The line number which is currently at the top of the screen. This number is incremented or decremented by 10 (decimal) whenever a character causing a scroll is executed.
6	STATS	Status Byte: Bit 0 - Set by Driver if cursor is disabled. Bit 1 - Set by user to disable auto wrap- around of display format. Bit 2 - Set by the user to disable scrolling. Also inhibits automatic carriage return of cursor. Bit 6 - Set by Driver if cursor reaches top of screen and scrolling is inhibited.

Table 3-14 (continued)

Bytes	Name	Description
		Bit 7 - Set by Driver if cursor reaches bottom of screen and scrolling is inhibited. Bits 3,4,5, Not used.
7-8	RETFP	Return Address. The Video Driver does not use the Z80 stack. It returns to the calling program by jumping to the address stored in these two bytes.
9-10	CTEMP	Cursor Template Address. This address must be set up to the start of a 10-byte block containing the cursor template (normally all FFH's).
11	VIDEO	Normal/Reverse. Set this byte to 00 for normal video, FFH for reverse video.

# Typical Default Values for RAM Block:

CURSX:		•	Cursor at upper left corner
PIXEL:	DW	8561H ;	Standard character set
SCRCT:	DB		Scan line 0 at top of screen
STATS:	DB		Cursor on, auto wrap-around on, scrolling
			enabled
RETFP:		,	XXXX is return address from PROM
CTEMP:	DW	OFFFFH, OFF	FFH, OFFFFH, OFFFFH ; Cursor template

Note: CURSY, CURSY, SCRCT are automatically updated by the Video Driver.

### 3.7 FLOPPY DISK DRIVE CONTROL

The Floppy Disk Drive Controller uses a minimum of hardware and requires a sophisticated program, implemented in ROM, to read from and write to the disk drives. Some of the timing and motor control is determined by the program.

The program communicates with the Floppy Disk Controller in the following ways:

- 1. Through the Shared I/O Interface registers described in Section 3.4.
- 2. By outputting control bytes to the Drive Control register. The format for the register is shown in Table 3-16, and its I/O address is listed in Table 3-15.
- 3. By accessing the other I/O addresses given in Table 3-15.

Table 3-15

Floppy Disk I/O Addresses						
I/O Address (Hexadecimal)	Operation	Description				
80	INPUT	Input Disk Data. Sets the processor into the wait state until the disk data is available, then reads the data. Inputting from this address when data is unavailable puts the processor into a continuous wait state.				
80	OUTPUT	Output Disk Data. Sets the processor into the wait state until the Disk Controller writes the data to the diskette. Outputting to this address before setting the Disk Write flag puts the processor into a continuous wait state.				


Table 3-15 (continued)

81	INPUT	Input Sync Byte. Sets the processor into the wait state until the sync byte is available, then reads the data. If the disk format is correct, the character read is a BFH. Inputting from this address when a sync byte is not available puts the processor into a continuous wait state.
81	OUTPUT	Load Drive Control Register. See Table 3-16 for the register format.
82	INPUT	Clear Disk Read Flag. Terminates the disk read operation. The data input by this address is indeterminate.
82	OUTPUT	Set Disk Read Flag. This flag is set as one of the steps in initiating a disk read operation. The output data is ignored.
83	OUTPUT	Set Data Write Flag. This flag is set to initiate a disk write operation. The output data is ignored. The Disk Write flag is cleared on the leading edge of the next sector mark.

# NOTES

- When these I/O addresses are decoded, bits 2 and 3 are ignored. This produces four address for each function that work equally well. For example, addresses 80, 84, 88 and 8C all produce identical results.
- •If a disk operation causes the processor to go into a continuous wait state, the Main RAM refresh cycles are interrupted and data in Main RAM is lost.

Table 3-16



A disk operation involves selecting the drive, enabling the motor, performing a head seek, selecting a sector, and then performing the read or write operation. These operations are described separately in the following subsections.

### 3.7.1 Power-On Initialization

The data separation circuitry must be initialized after power is applied to the disk controller but before a read or write operation. This is done by alternately setting and clearing the Disk Read flag (I/O address 82H)) at approximately 100-millisecond intervals for five cycles.

#### 3.7.2 Motor Enable

Both disk drive motors are turned on whenever a command 5 is received (Start Disk Drive Motors, see Table 3-8). If the command 5 is removed for three seconds, the value 0EH is displayed as the sector number. After 100 microseconds both disk drive motors are turned off and the Drive Control register is reset to zeros. The 100-microsecond delay prevents the motors from being turned off in the middle of a read or write operation.

### 3.7.3 Drive Selection

After the drive motors are turned on, the program loads the Drive Control register (see Table 3-16) to select one of the two drives. In the ADVANTAGE HD-5, this drive is always disk drive 1, i.e., the floppy drive. At the same time the other bits of the register may be loaded in preparation for a head seek, read, or write.

#### 3.7.4 Seek

The positioning of the disk drive read/write head is entirely under program control. The program must keep track of the position of the head and generate the timing pulses required to move the head from track to track.

The head is initialized (set on Track 0) by stepping it one track at a time toward the outside of the diskette, and after each step, inputting I/O Status register 1 (I/O address EOH). Bit 5 of the register is on when the selected drive has its head positioned on track 0. There are 35 tracks per side.

The head is stepped by setting and then resetting bit 4 of the Drive Control register (I/O address 81H). When the head is moved by more than one track in either direction, this bit must remain off for at least 5 milliseconds between step pulses. When the head reaches its destination, the program must delay at least 20 milliseconds to allow time for the head to settle.

### 3.7.5 Sector Selection

The sector number is read by performing the following sequence:

- 1. Input and record the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- 2. Issue command 5 to the I/O Control register (I/O address FOH, refer to section 3.4).
- 3. Wait for the command acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- Input the Sector Mark bit (I/O address EOH, bit 6) until it is found to be zero.
- 5. Input the sector number (I/O address DOH, bits 0 through 3). This number is valid while the Sector bit is zero, and for 50 microseconds thereafter.

The number obtained by following the above procedure is actually the number of the previous sector. For example, if sector 6 is to be accessed, the program must search for sector 5. If the desired sector is not found on the first attempt, repeat steps 4 and 5 above until it is found.

When the correct sector has been located, the program goes into a loop, waiting for the sector mark to go from a zero to a one. The read or write operation sequence must be initiated on this transition.

#### 3.7.6 Read Data

After the proper sector number is found, the read sequence is as follows:

- 1. Wait 500 microseconds after the zero-to-one transition of the Sector Mark bit.
- 2. Set the Disk Read flag by outputting to I/O address 82H.
- 3. Change the Acquire Mode flag to zero (bit 3 of I/O address FOH).
- 4. Wait 150 microseconds, then change the Acquire Mode flag to a one.
- 5. Wait until the Disk Serial Data bit (I/O address EOH, bit 7) changes to a one.
- 6. Input the sync byte (I/O address 81H). This byte should be FBH.
- 7. Input from I/O address 80H for the remainder of the data. The next byte read is the second sync byte, which is (sector number) + (16 x track number) truncated to the lower eight bits. Following this are the 512 data bytes and the CRC byte. The CRC byte is not checked by hardware; a software routine is needed if checking is desired.
- 8. The program's task is complete at this point. The hardware will reset the Disk Read flag at the zero-to-one edge of the next sector mark. During the sector mark a new read sequence can be started.

Read timing is illustrated in Figure 3-4A. Note that the timing is such that consecutive sectors may be read.

#### 3.7.7 Write Data


After the proper sector number is found, the write sequence is as follows:

- 1. Input the Write Protect bit (I/O address EOH, bit 4). The bit must be a zero to write on the diskette.
- 2. If writing to one of the inner tracks, set the Precompensation bit (I/O address 81H, bit 5). Precompensation is required on tracks 15 through 34 on side 0, and tracks 35 through 49 on side 1.
- 3. Set the Disk Write flag by outputting to I/O address 83H. This must be done within 150 microseconds after the zero-to-one transition of the Sector Mark bit (I/O address E0H, bit 6).
- 4. Output 33 consecutive bytes of zeros to I/O address 80H. This forms the preamble of the sector.
- 5. Output two sync bytes to I/O address 80H. The first contains the synchronization byte (OFBH), and the second contains the sector address (see READ DATA).
- 6. Output 512 data bytes to I/O address 80H.
- 7. Output the CRC byte to I/O address 80H. Note that the program must calculate the CRC byte.
- 8. The program's task is complete at this point. The hardware will reset the Disk Write flag at the zero-to-one edge of the next sector mark. During the sector mark a new write sequence can be started.

Note that it is possible to write contiguous sectors by waiting for the Sector Mark bit to return to zero, and starting again with step 3 above.

Write timing is illustrated in Figure 3-4B.


3-37



### 3.7.8 Floppy Disk Data Format

Each floppy disk is formatted for 35 data tracks per side, with each track containing 10 hard sectors. Index holes in the diskette media physically mark the beginning of each sector. An eleventh index hole provides the Floppy Disk Controller with an indication of one complete disk revolution. Actual disk recording begins approximately 96 microseconds after sector hole detection.

The data format is shown in Figure 3-5. Each sector contains a Preamble (16 bytes of zeros), a Sync Character (FBH) byte, 256 bytes of data, and a Check Character byte. The formatting program computes the Check Character constantly by setting it to zero, then exclusive ORing each successive data byte value with the current value of the Check Character and rotating the byte left one bit.



### 3.8 HARD DISK DRIVE CONTROL

The ADVANTAGE HD-5 has a separate Disk Controller board dedicated to the hard disk.

It requires its own disk driver program to perform read or write operations. The driver program must:

- Format the drive.
- Position the drive head over the desired track
- Locate the desired data sector.
- Initiate the read or write operation.

These operations are described in detail in this section.

The program communicates with the controller through 16 contiguous I/O ports (addresses). Although only eight of the addresses are used in performing a read or write operation, the controller responds to all 16. Commands used to communicate with the controller via the I/O ports are described in Section 3.8.1.

### 3.8.1 I/O Commands

The controller occupies an address space of 16 consecutive I/O addresses. The controller responds to eight input commands and three output commands, as described in Table 3-17.

Table 3-17
Hard Disk Drive I/O Commands

I/O Add (Hexade		Function
OUTPUT	COMMANI	os
05		Load Sector Counter. Loads the Sector Counter in the controller. This command is used only when formatting the disk drive to write the controller index pulse. It prevents an inadvertent sector pulse from stopping the write operation when the drive is being formatted.
06		Load Control Register. Loads the Drive Control register in the controller. The control bits are defined in Table 3-18.
07		Host Write RAM. Writes the data into the RAM location to which the RAM Address Counter currently points. The RAM Address Counter is incremented by lafter the RAM write is complete.
INPUT (	COMMAND	S
00		Read RAM. Reads the data from the RAM location to which the RAM Address Counter currently points. At the end of the input operation, the RAM Address Counter is incremented by 1.
01		Read Status. Transfers information from the Controller Status register to the computer. The status bits are defined in Table 3-19.

Table 3-17 (Continued)

I/O Address (Hexadecimal)	Function
02	Clear RAM Address. Resets the RAM Address Counter to location 0.
03	Clear Sector. Clears the sector pulse latch.
04	Start Sync. Sets the enable sync latch. This latch is set at the beginning of each read to allow the controller board to synchronize with the preamble at the beginning of the sector (see Figure 3-6).
05	Start Read. Sets the read enable flip-flop and clears the sync latch. This allows the controller to begin looking for the sector sync byte.
06	Start Write. Sets the write latch in the controller, enabling writing on the drive.
07	Format Write. Sets the write latch and clears the index one-shot. This command is used only when formatting the drive to permit writing during the index pulse.

### NOTE

In decoding the I/O address, the controller ignores bit 3. Thus, for each function, there are two addresses that work equally well: Addresses 00 and 08 produce identical results, as do 01 and 09, 02 and 0A, etc. In this table only the nominal form (bit 3=0) is listed.

Table 3-18
Hard Disk Drive Control Register Format





Table 3-19
Hard Disk Controller/Drive Status Bits



### 3.8.2 Head Positioning

Positioning of the head over the respective cylinders is entirely under program control. The hard disk drive has 153 cylinders. Positioning from cylinder to cylinder is performed by a stepper motor (as in the floppy disk drive). The program is required to maintain the current cylinder number within the software and to determine the direction and number of tracks to move to get to a new track.

A bad spot table is maintained on track 0. Bad spots are tracks on which one or more sectors have proven to be unreliable in factory testing. Bad spots are also listed on the HD-5 Bad Spot Label located on the side of the disk drive. The program does not use tracks that have been designated as bad spots.

Track 0 Sensing

The operation begins by sensing whether or not the disk drive is presently located over track 0 (Input, I/O address 01H, bit 2). If it is, the drive is stepped inward until the track 0 bit changes to a one.

This feature guards against the situation where the head has moved itself outside track 0 and is on a negative numbered track. The number of steps permitted in this inward direction is 20, which should ensure that the drive is not inside track 0. If it takes more than 20 steps, the drive is faulty.

Once the track 0 bit changes to a one, or if it was initially a one, the head is stepped towards the outside of the drive one step at a time until the track 0 bit changes again to a zero, showing that the head is located over track 0. If more than 153 track movements do not cause the track 0 indication to become true, the drive is faulty.

### Seek Operation

The first step in the seek operation is to determine the required direction of head movements. This is done by comparing the track number over which the head is presently positioned with the desired track number. Moving toward a lower numbered track means moving the head away from the center of the drive. The direction of head movement is controlled by the Step Direction bit (refer to Table 3-18). If the number of tracks to move is zero, the routine is exited. If a head movement is necessary, the required direction is loaded into the Control register (output, I/O Address 06H, bit 5). This is followed by a stepping algorithm (see below) that issues the proper number of steps to the drive to move the head the desired number of tracks.

After the head movement has been performed, the Ready and Seek Complete status bits are sensed (refer to Table 3-19). When both bits are asserted, the drive is ready for a read or write operation. A timeout on this loop ensures that the program does not hang up if the drive never becomes ready. The program must then wait one disk revolution, approximately 17 milliseconds, for the electronic sectoring to become effective.


### Stepping Algorithm

The algorithm for stepping the read/write head is as follows: The program issues a step pulse to the drive and checks to see if the head is positioned on the desired track. If it is not, the program waits 3 milliseconds and issues another step pulse to the drive.

#### 3.8.3 Data Format

An onboard sector buffer is included on the controller for matching the data rate of the drive with the CPU's ability to accept or transmit data. This buffer holds the data (previously formatted for the physical sector) when writing data.

The data format on the drive is entirely under As shown in Figure 3-6, each track has control. and each sector can contain up to 525 data sectors, Note that an index marker is written on the bytes. track approximately 300 microseconds after the leading edge of the physical index pulse. This marker, which is used in the electronic sectoring, must not If the marker overwritten by a program. overwritten, the data on that track is lost.



### 3.8.4 Format Operation

The program performs a format operation by the following sequence:

- Issue a Clear RAM Address command (input, I/O address 02H).
- 2. Load the write data into the controller RAM (output, I/O address 07H). Note that the write data contains a pattern of 187 bytes of all ones that generates the 300 microsecond delay from the index pulse. This pattern is followed by three bytes of 55H that are detected by the controller as the end of the internal index pulse. The alternating ones and zeros are followed by 40 bytes of all ones for the index postamble.
- 3. Once the RAM is loaded, wait to sense the leading edge of the controller index pulse. This takes place when there is a high-to-low transition of bit 6 in the Status register (see Table 3-19) occurring synchronously with the physical index pulse received from the drive.
- 4. When the transition takes place, issue a Load Sector Counter command (output, I/O address 65H) to make sure that the write latch will not be cleared for at least 1 millisecond.
- 5. Follow this delay by five consecutive Format Write commands (input, I/O address 07H), issued 100 microseconds apart to ensure that writing occurs during the index pulse.
- 6. Wait until two index pulses occur to allow the internal electronic sectoring timing mechanism to reach the appropriate values before attempting to write data.

### 3.8.5 Read Operation

A read operation always begins at the leading edge of the target sector pulse. Once this is found, the following sequence is performed:

- Wait 48 microseconds and then issue a Start Sync command (input I/O address 04H) to set the enable sync latch.
- Execute a further delay of 8 microseconds and then issue a Start Read command (input, I/O address 05H) to set the read-enable flip-flop.
- 3. Wait for the Read/Write Active bit to go high, which it does when the sync byte is detected, and to go low again, indicating the end of the read operation. At this time a Clear RAM Address command is issued to reset the RAM Address Counter to zero. Then, since the data is stored in RAM locations 1 to 525, a dummy data byte must be input to move the RAM Address Counter to 1. The 525 data bytes then become available.

Note that the electronic sectoring generates 17 sector pulses, only 16 of which are valid. The 17th one is generated at the end of the 16th legitimate sector. During this time, however, the index pulse becomes active. Therefore, any program that arbitrarily reads data based on the leading edge of the sector pulse must also detect the controller index during the read operation to ensure that valid data is being read. If the controller index is sensed within 100 microseconds of the start of the read, the program reads the next contiguous sector. Software can easily take care of this by noting that a read or write of sector 0 always positions off the index pulse, whereas any other sector can work off the sector pulses.

### 3.8.6 Write Operation

A write operation consists of the following sequence:

- Clear the RAM Address Counter (input, I/O address 02H).
- 2. Load the write data into the RAM (output, I/O address 07H). The write data begins with 83 bytes of zeros (the preamble) followed by a byte containing a 1 (the sync byte) and 525 data bytes that are at the discretion of the user. The 83 preamble bytes contain 16 bytes that are not written onto the drive. They are stored to position the real data so that a header read can be executed before writing with the write commencing at byte 16. If the write is to be initiated from address 0, only 67 bytes of preamble need to be loaded before the sync byte.
- 3. Clear the RAM Address Counter
- 4. Locate the target sector. Either do header reads until the previous sector is found and wait for the leading edge of the next sector pulse, or wait for an index pulse and count successive sector pulses. If sector 0 is to be written, use the trailing edge of the controller index pulse.
- 5. Issue a Start Write command (input, I/O address 06H) to set the write latch. Note that the timing from the leading edge of the sector pulse to the setting of the write latch is critical and must be kept to a minimum.
- 6. Wait for the Read/Write Active bit (see Table 3-19) to go low, ending the write operation.

### 3.9 ACCESSING THE I/O BOARDS

The ADVANTAGE computer interfaces with external I/O devices such as printers and communication links by means of printed circuit (PC) boards. These boards plug into the connectors at the rear of the Main PC Board. The connectors all share a common set of signals and a common set of commands which can be sent by the program.

### 3.9.1 Reset

The I/O boards are reset by changing bit number 4 of the I/O Control register first to a zero, then to a one. The I/O address of this register is FOH.

### 3.9.2 Board ID

A command may be sent to each of the I/O board slots requesting that the board inserted into that slot identify its board type. These commands take the form of I/O instructions. The I/O addresses corresponding to the board slots are given in Table 3-20. The I/O identification codes are given in Table 3-21.

There are six I/O board slots, numbered 1 through 6. Slot 1 is the left-hand board as seen from the rear of the unit. They are numbered in sequence from left to right.

Table 3-20

I/O Board Addresses								
I/O Address (Hexadecimal)	Operation	Description						
00 - 0F 10 - 1F 20 - 2F 30 - 3F 40 - 4F 50 - 5F 70 or 78 71 or 79 72 or 7A 73 or 7B 74 or 7C 75 or 7D 76 or 7E 77 or 7F	INPUT/OUTPUT INPUT/OUTPUT INPUT/OUTPUT INPUT/OUTPUT INPUT/OUTPUT INPUT/OUTPUT INPUT	Access I/O board in slot 6 Access I/O board in slot 5 Access I/O board in slot 4 Access I/O board in slot 3 Access I/O board in slot 2 Access I/O board in slot 1  INPUT the ID from slot 6 INPUT the ID from slot 5 INPUT the ID from slot 4 INPUT the ID from slot 3 INPUT the ID from slot 2 INPUT the ID from slot 1 Currently unused. Returns all ones. Currently unused. Returns all ones.						

Table 3-21

I/O Board	Identification Codes
Identification Code (Hexadecimal)	I/O Board
F7 BE DB FF	SIO - Serial Input/Output Board HDC - Hard Disk Controller Board PIO - Parallel Input/Output Board No board or board with no ID.

### 3.9.3 Byte Transfers

I/O instructions are used to transfer 8-bit bytes between the program and any one of the I/O boards. These bytes may be data bytes, control bytes or status bytes, depending upon the I/O address that is used and the particular I/O board that decodes the address.

Table 3-20 lists the I/O addresses (00 through 5F) that are used to access a board for a single byte transfer. Each board slot is assigned to a group of 16 I/O addresses. The most significant digit of the address determines which board slot is accessed, and the least significant digit has a meaning determined by the particular board in that slot. The direction of the data transfer depends upon whether the program executes an input or an output instruction.

### 3.9.4 Interrupt

A maskable interrupt may be generated from any of the I/O board slots. The program may detect this condition by inputting from I/O address EOH and checking bit 1. The bit will be a zero if any of the I/O boards are interrupting. The boards must be polled individually to determine which board caused the interrupt.

#### 3.10 SIO BOARD

The Serial Input/Output (SIO) Board provides a general facility for communicating with serial I/O devices. Synchronous and asynchronous operation are described in separate subsections. This section begins by describing those features of the board that are common to both synchronous and asynchronous operation.

### 3.10.1 Reset

When the I/O Reset bit (I/O address FOH, bit 4) is set on, then off, it has the following effect on the SIO Board:

- 1. The Interrupt Mask is cleared to zeros, preventing any interrupts from the board.
- The Baud Rate register is cleared to zeros. Normally the register would now have to be reloaded to select the desired baud rate. See the appropriate section below.
- 3. The USART is reset, in preparation for reprogramming.

Note that the I/O Reset bit resets all I/O Boards simultaneously.

### 3.10.2 Board ID

The 8-bit identification code for the SIO Board is F7H. The I/O address used to input this code is determined by the board slot occupied by the SIO (see Table 3-20).

## 3.10.3 Data Transfers

The I/O address used to transfer a data byte to or from the SIO Board is x0H, where x is determined by the board slot occupied by the SIO (see Table 3-22). The standard location for the SIO Board is slot 1.

Table 3-22

First Digit of I/O Address						
Board Slot	First Digit of I/O Address					
6 5 4 3 2 1	0 1 2 3 4 5					


## 3.10.4 Control

The operation of the SIO Board is controlled by specifying the Interrupt Mask and the baud rate, and by programming the 8251 USART IC (integrated circuit).

The format of the Interrupt Mask is shown in Table 3-23. A one in any of the bit positions 0 through 3 allows the SIO Board to generate a maskable interrupt if the stated condition occurs. The program defines this mask by outputting the appropriate bit pattern to I/O address xAH, where x is determined by the board slot occupied by the SIO Board (see Table 3-22).

The baud rate is specified by loading the Baud Rate register as described in the appropriate section: 3.10.7 for asynchronous mode, and 3.10.8 for synchronous mode.

Table 3-23



Programming the 8251 USART is done by resetting the SIO Board (see Section 3.10.1), then outputting a series of control bytes to the SIO. These bytes are output to I/O address x1H, where x depends upon the board slot occupied by the SIO Board. The control bytes necessary to configure the SIO for a particular mode of operation such as synchronous/asynchronous, number of bits per character, etc., are defined in the specification sheets for this IC, which can be found in Appendix H.

### 3.10.5 Status

A status byte may be read from the SIO Board by inputting I/O address xlH, where x depends upon the board slot occupied by the SIO Board (see Table 3-22). The composition of this status byte is given in the specification sheets for the 8251 USART, which can be found in Appendix H.

Table 3-24

	Serial I/O Addı	cesses
I/O Address (Hexadecimal)	Operation	Description
X0 X1 X8 XA	INPUT/OUTPUT INPUT/OUTPUT OUTPUT OUTPUT	USART data USART Status/Command Baud Rate Register Interrupt Mask

#### NOTES

- The first digit of these I/O addresses is determined by the board slot occupied by the SIO board (see Table 3-22).
- The Baud Rate register may also be accessed by using I/O address x9.
- ◆The Interrupt Mask may also be accessed by using I/O address xB.
- Inputting from I/O addresses x8, x9, xA or xB causes indeterminate data to be loaded.

# 3.10.6 Interrupt or Polled

The SIO Board may be serviced in the interrupt mode or it may be polled by the program.

If the interrupt mode is used, one or more bits of the Interrupt Mask must be set to allow the USART to generate interrupts. The Interrupt Mask is discussed in Section 3.10.4.

When the SIO Board causes an interrupt, the program must determine the source of the interrupt. It does this by inputting from I/O address EOH and checking bit 1. The bit is a zero if any of the I/O boards including the SIO are interrupting. The program then inputs the status of all I/O boards to determine which board(s) is interrupting.

The program decides whether the SIO board has interrupted by comparing the status bits to the bits in the Interrupt Mask. The program can respond by inputting or outputting a data byte, as appropriate, or by simply masking the interrupting condition.

If the SIO Board is to be polled, the Interrupt Mask must be loaded with zeros. The program polls the SIO by periodically reading the status byte from the 8251 USART (see Section 3.10.5) and taking appropriate action.

## 3.10.7 SIO in Asynchronous Mode


## A. Asynchronous Modem Configuration

To establish a communication link between two electronic devices, one device must simulate a modem while the other simulates a terminal. If the ADVANTAGE is to communicate with a serial terminal such as an external CRT, a teletype, or a serial printer, the SIO must be configured to simulate a modem. Similarly, if the ADVANTAGE is to communicate with a modem, the SIO must simulate a terminal.

As shipped, the SIO is configured as a modem; it is ready for immediate connection to an asynchronous RS-232 terminal or a North Star-supplied printer. Connection to most asynchronous terminals and printers requires no configuration changes.

If the SIO has ever been reconfigured as a terminal, it can be restored to its original configuration as follows:

- Remove the Clock Header in board location IA, if one is present.
- 2. Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-7.






Figure 3-7


## B. Asynchronous Terminal Configuration

If the ADVANTAGE is to communicate with a modem (or with another computer simulating a modem) the interfacing SIO port must be configured to simulate a terminal.

To configure the SIO as a terminal, proceed as follows:

1. Remove the Clock Header in board location 1A, if one is present.

2. Remove the Configuration Header from board location 3A and replace it with a 16-pin header wired as shown in Figure 3-8.



## C. Current Loop Operation


Whereas most computers, terminals, and printers use RS-232 signal levels, some terminals, such as teletypes, use 20 mA current loop signals.

A teletype is a passive device; it does not supply current, but relies on current supplied by the SIO. The SIO is not equipped to accommodate active current loop devices such as computers that produce current loop signals.


As shipped, each SIO board is configured to use RS-232 signals.

To configure an SIO for current loop operation, perform the following procedure:

1. Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-9.



- 2. Remove the 1488 in location 4A and replace it with the Current Loop circuit built on a 14-pin header. This circuit is shown in Figure 3-10 and is constructed as follows:
  - a. Connect a 2N3904 transistor to the 14-pin header with the emitter (E) lead connected to pin 7, the base (B) lead connected to pin 5 and the collector (C) lead connected to pin 6.
  - b. Solder a 5.6K ohm 1/4 Watt resistor between pin 4 and pin 12 on the header.
  - c. Solder a 1K ohm 1/4 Watt resistor between pin 8 and pin 14 on the header.



Connect a 25-pin D-type connector to the terminal cable as follows:

pin 9 to the printer +lead
pin 3 to the printer -lead
pin 2 to the keyboard +lead
pin 10 to the keyboard -lead


The procedure is then complete.

# D. Asynchronous Printers

As noted earlier, most asynchronous printers can be connected to the SIO with no configuration changes. For a few printers, however, the buffer full status signal may be on an alternate pin.

The SIO supports printers that indicate buffer full status on Pin 20 (DTR) or on pin 19 (SCA). Consult the manual for your printer to determine which pin is used to indicate buffer full status. Depending on the manufacturer, this signal may be identified as "Printer Ready" or "Buffer Full."

As shipped, the SIO expects the buffer full signal on pin 20. If this signal is on pin 19, the SIO Board must be modified as shown in Figure 3-11.



# E. Asynchronous Baud Rate Selection

The baud rate is selected by a combination of the USART command to "divide by 16" or to "divide by 64" and the value placed in the Baud Rate register. This register is loaded via I/O address x8H, where x is determined by the board slot occupied by the SIO board (see Table 3-22). Table 3-25 shows the values that produce the commonly used baud rates.

Table 3-25

Decimal   Hexadecimal   Hexadecimal					
Baud   Baud Rate   Register   Baud Rate   Register   Decimal   Hexadecimal   Decimal   Hexadecimal   Hexadecimal		Asynchron	ous Baud Rate	Selection	
9600     126     7E     —       4800     124     7C     127     7F       2400     120     78     126     7E       1200     112     70     124     7C       600     96     60     120     78       300     64     40     112     70       200     32     20     104     68       150     0     00     96     60       110     —     —     84     54       75     —     —     64     40	1	Baud R	ate Register	Baud R	ate Register
45 32 20 16	9600 4800 2400 1200 600 300 200 150 110 75	126 124 120 112 96 64 32	7E 7C 78 70 60 40 20	126 124 120 112 104 96 84 64 32	7E 7C 78 70 68 60 54 40 20

# F. Asynchronous Programming Examples

Table 3-26 illustrates a method of programming the SIO Board for asynchronous operation.

Table 3-26


San	nple	Async	hror	nous	1/0	Rout	ines	tor	\$10	Воат	ca 
0000		;									
0000		;									
0030		PORTA	EQU	30H	; Set	for SI	boardl	et in s	lot thr	ee.	
0038		BAUD	<b>EQU</b>	PORTA+8	; Set	Baud r	ate for	channel			
0030		DATA	EQU				address				
0031		CTRL	EQU		L; USA	KI CONT.	rol/stat ate of l	us. O 21/ Ba	nvi		
007F		BDRT	ĐQU	127	; sec	bauu I	ace or 1	3,2K Du	uu		
0000		;									
0000		;									
0000		;		Tnout	and o	utput r	outines				
0000		;									
0000 D	NE 3 1	CINA	IN	CTRL		; Ch	eck USAR	T statu	s		
0000 E		02.4.	ANI	2		; Ge	t RxRead	y bit			
	28FA		JRZ	CINA		; Wa	it till	charact	er read	ły	
0006 D			IN	DATA			ad chara				
0008 E			ANI	7FH		; Ma	sk off t	op bit			
000A C			RET								
000B		;				~1		m akak	-		
000B D		COUTA	IN	CTRL		; Ch	eck USAR t TxRead	r statu v hi+	5		
000D E			ANI	1 COUTA		; Ge	it till	A DIC			
000F 2			JRZ MOV				tput cha		B rea		
0011 7			OUT	A,B DATA			tput cha		,		
0012 E			RET	TWIW		, 00	-pao oim				
0014 C	23	•	· TIT								
0015		; SIO	Board	let init:	ializat	ion rou	tine				
0015		;									
0015 3	3E7F	INIT	MVI	A, BDRT							
0017 E		_	OUT	BAUD		; Se	t baud r	ate			
0019		;			_						
0019		; Int	errupt	masks a	re clea	ared at	power up	)			
0019		;	1677	, ,		. 0	VA HEADT	Ocumen	vie		
0019 3			MVI	A,3 CTRL			ve USARI reset.	CONSIGN	aud		
001B I	-		OUT	CTRL		; ((	, reser.				
001D I			MVI	A,40H							
001F 3			OUT	CIRL							
0021 1			MVI	A, OCEH		; Gi	ive mode	command	3		
0025			OUT	CTRL			STOP BIT				
0023			MVI	A,27H		; Gi	ive comma	and.			
0027 0029 I			OUT	CTRL			D: RTS,		OTR, TXE	N	
002B	-		CALL	INJNK		; Re	ead junk	twice			
002E I		INJNK	IN	DATA							
0030	C <b>9</b>		RET								
0031		;									
0031			END								
SYMBOL	TABLE										
			7F 00		000 01			~	0023 0		0020

## 3.10.8 SIO in Synchronous Mode


## A. Synchronous Modem Configuration

As shipped, the SIO is configured for operation as an asynchronous modem. It can be reconfigured for synchronous operation as described below.

1. Wire an 8-pin header as shown in Figure 3-12, and install it in the Clock Header socket, board location 1A.




 Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-13.




## B. Synchronous Terminal Configuration

As shipped, the SIO is configured for operation as an asynchronous modem. It can be reconfigured as a synchronous terminal as described below.

1. Wire an 8-pin header as shown in Figure 3-14, and install it in the Clock Header socket, board location 1A.



2. Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-15.



## C. Synchronous Baud Rates

During synchronous operation, the receiving port speed is determined by the clock signal generated by the transmitting port. Thus, the SIO baud rate selection determines only the transmission speed for a particular port, not the receiving baud rate.

The baud rate is programmed by outputting a value to the Baud Rate register. This register is loaded via I/O address x8H, where x is determined by the board slot occupied by the SIO Board (see Table 3-22). Table 3-27 shows the values that produce the commonly used baud rates. The lowest rate is 2400 baud and the highest rate is 51K baud. Rates higher than 51K baud should not be used as this exceeds the upper frequency limit of the 8251 USART.

**Table 3-27** 

Sy	nchronous Baud Ra	te Selection		
	Baud R	ate Register		
Baud Rate	Decimal	Hexadecimal		
51000	122	7A		
38400	120	78		
19200	112	70		
9600	96	60		
4800	64	40		
2400	0	00		

## D. Synchronous Programming Example

Table 3-28 provides an example of programming the SIO to communicate with a synchronous device.

Table 3-28

```
Sample Synchronous I/O Routines for SIO Board
0000
0000
0000
0000
                       INIT initializes the USART for synchronous operation.
0000
0000
                       SYNI loads a received message into RAM starting
0000
                            at the address given in HL.
0000
0000
                       SYNO transmits a message from RAM starting at the
0000
                            address given in HL. The number of bytes of
0000
                            the message is given in BC.
0000
0000
                 ; As the data transferred is binary and may contain any character,
0000
                 ; an escape character must be used to indicate the presence of
0000
                 ; control characters such as End-of-text, Start-of-text and Sync.
0000
                 ; The escape character used is DLE, 10H. If a DLE character
0000
                 ; occurs in the data this is replaced by two DLEs in sequence.
0000
0000
0000
                                        ; Start of text character
                 STX
                        EQU
0002
                                        ; End of text character
                        EQU
                 ETX
0003
                                        ; Data Link Escape character
                                10H
                 DLE
                         EQU
0010
                                        ; Sync character
                               16H
                 SYN
                        EQU
0016
0000
                                        ; USART status bits
                  TXRDY
                        EQU
0001
                  RXRDY
                        EQU
0002
0000
                                        ; Set for SIO boardlet in slot three.
                  PORTA
                        EQU
                                30H
0030
                                PORTA+8 ; Set Baud rate for channel
                  BAUD
                         EQU
0038
                                PORTA ; USART data address
                  DATA
                         EQU
0030
                                PORTA+1 ; USART control/status.
 0031
                  CTRL
                        EQU
 0000
                                        ; Set Baud rate of 38.4 Khz
                  BORT
                         EQU
                                120
 0078
 0000
                                A, BDRT ; Set Baud rate
                  INIT
 0000 3E78
                         MVI
                                        ; for SIO boardlet
                                BAUD
                         CUT
 0002 D338
                                        ; Ensure USART is cleared
                                A,80H
 0004 3E80
                         MVI
                                        ; as specified by manufacturers
                         OUT
                                CTRL
 0006 D331
                         OUT
                                CIRL
 0008 D331
                                A,40H
                                        ; do reset
 000A 3E40
000C D331
                         MVI
                         OUT
                                CIRL
 000E
                                A,OCH
                                        ; Double sync, no parity
                         MVI
 000E 3E0C
                                CTRL
                         OUT
 0010 D331
                                        ; Sync character #1
                         MVI
                                A,DLE
 0012 3E10
                                CIRL
                         OUT
 0014 D331
                                        ; Sync character #2
                         MVI
                                A,SYN
 0016 3E16
                                CTRL
 0018 D331
                         OUT
                                        ; Hunt,RTS,Error reset,RxE,DTR,TxE
                                A,OB7H
                         MVI
 001A 3EB7
                         OUT
                                 CIRL
 001C D331
                                         ; Read junk
                                 DATA
                         IN
 001E DB30
 0020 C9
 0021
                   ; Synchronous input routine (RAM address in HL)
 0021
 0021
                                         ; Set USART into hunt mode and
                          CALL
                                 INIT
       ©00000
                   SYNI
  0021
                                         ; reset errors
 0024 CD5100
                          CALL
                                 GETCH
```

```
0027 FE10
                         CPI
                                DLE
 0029
       20F6
                         JRNZ
                                SYNI
                                        ; Wait for DLE to appear
 002B CD5100
                         CALL
                                GETCH
 002E FE16
                         CPI
                                SYN
                                        ; If SYNC, try again
 0030 28EF
                         JRZ
                                SYNI
 0032 FE02
                         CPI
                                STX
                                        ; Check for start of text,
 0034 20EB
                                        ; if bad, try again
                         JRNZ
                                SYNI
0036
0036
                  ; Transfer message into RAM
0036
0036 CD5100
                  SDATA CALL
                                GETCH
0039 FE10
                         CPI
                                DLE
003B 2010
                         JRNZ
                                RAMI.D
                                        ; If not DLE then data
003D CD5100
                                GETCH
                         CALL
                                        ; Get second char of DLE seq
0040 FE10
                         CPI
                                        ; If DLE-DLE then use one
                                DLE
0042 2809
                         JRZ
                                RAMLD
                                        ; of them as data
0044
      FE16
                         CPI
                                SYN
                                        ; Check for padding (SYNC chars)
0046 28EE
                         JRZ
                                SDATA
                                        ; ignore if it is
0048 FE03
                         CPI
                                ETX
                                        ; End yet ?
004A C8
                         RZ
                                        ; If not done, then bad DLE
004B 18E9
                         JR
                                SDATA
                                        ; sequence found, ignore it
004D
004D 77
                 RAMLD MOV
                               M,A
                                        ; Insert byte into RAM at (HL)
004E 23
                         INX
                               Н
004F 18E5
                         JR
                               SDATA
                                        ; Get next byte
0051
0051 DB31
                 GETCH IN
                               CTRL
                                        ; Get char from serial port
0053
      E602
                        ANI
                               RXRDY
0055
      28FA
                        JRZ
                               GETCH
                                        ; Wait till done
0057
      DB30
                        IN
                               DATA
0059
     C9
                        RET
005A
005A
                 ; Synchronous output routine
                 ; Outputs BC characters starting at address in HL
005A
005A
005A CD0000
                 SYNO
                        CALL
                               INIT
                                       ; Reset USART
005D C5
                        PUSH
                               В
                                       ; Save byte count
005E 0600
                        MVI
                               B,0
                                       ; Send 255 DLE-SYNCs
0060 3E10
                 HEADR MVI
                               A,DLE
                                       ; before message
0062 CD9100
                        CALL
                               OPCH
0065 3E16
                        MVI
                               A,SYN
0067
      CD9100
                        CALL
                               OPCH
006A 10F4
                        DJNZ
                               HEADR
006C C1
                        POP
                               В
                                       ; Restore byte count
006D
     3E10
006D
                        MVI
                               A,DLE
                                       ; Send message header of
006F
      CD9100
                        CALL
                               OPCH
                                       ; DLE STX
0072 3E02
                        MVI
                               A,STX
0074
     CD9100
                        CALL
                               OPCH
0077
0077
                 ; Transfer message contents
0077
0077 7E
                 NCHO
                        MOV
                               A.M
0078 009100
                        CALL
                               OPCH
                                       ; Output byte of data
007B 3E10
                               A,DLE
                        MVI
                                       ; DLE for comparison
007D EDA1
                        CPII
                                       ; Check if char was DLE and count
007F
     CC9100
                        CZ
                               OPCH
                                       ; Output second DLE if it was
0082 EA7700
                        JPE
                               NCHO
                                       ; Loop till done
0085 CD9100
                        CALL
                               OPCH
                                       ; Output DLE from A
```


## Table 3-28 (continued)

```
; Send End of text
0088 3E03
                      MVI
                             A,ETX
                      CALL
                             OPCH
008A CD9100
                                    ;
                                    ; Stop SYNC characters
0000D CD0000
                      CALL
                             INIT
                                     ; Return to calling program
                      RET
0090 C9
                             ;
0091
                                     ; Output Character
                OPCH
                       PUSH
                             PSW
0091 F5
                                     ; Get USART status
                WIX
                       IN
                             CIRL
0092 DB31
                                    ; Check if ready for character
                             TXRDY
0094 E601
                       ANI
                                    ; Wait till it is
                       JRZ
                             WIX
0096
     28FA
                                    ; Get character back and
0098 Fl
                       POP
                             PSW
                       OUT
                             DATA
                                   ; output
0099 D330
009B C9
                       RET
009C
                       END
009C
SYMBOL TABLE
BAUD 0038 00 BDRT 0078 00 CTRL 0031 00 DATA 0030 00 DLE 0010 00 ETX
                                                                             0003 00
```

### 3.11 PIO BOARD

The PIO (Parallel Input Output) Board is used to drive parallel printers and other devices requiring transfer of data in 8-bit parallel form.

The PIO Board contains a configuration header which allows it to adapt to many different device interfaces. This header changes the way that the components on the board are connected to external devices. Since the header can be wired in many ways, only one configuration is discussed here, i.e., with the header wired as shown in Figure 3-16.



This is the standard North Star configuration. To determine the affect that other configurations would have on the operation and programming of the PIO board, refer to the PIO board schematic in Appendix I.

### 3.11.1 Reset

When the I/O Reset bit (I/O address FOH, bit 4) is set on, then off, its only effect on the PIO Board is to reset the Interrupt Mask to all zeros. The Interrupt Mask is described in Section 3.11.4 below. The I/O Reset bit resets all I/O boards simultaneously.

### 3.11.2 Board ID

The 8-bit identification code for the PIO board is DBH. The I/O address used to input this code depends on the board slot occupied by the PIO board (see Table 3-22).

#### 3.11.3 Data Transfers

The I/O address used to transfer a data byte to or from the PIO board is xOH, where x is determined by the board slot occupied by the PIO (see Table 3-22). The standard location for the PIO Board is slot 2.

### 3.11.4 Control

The operation of the PIO Board is controlled by specifying the Interrupt Mask, and by setting and resetting the Input and Output flags. These flags are input as part of the status byte and may be used to generate maskable interrupts.


The format of the Interrupt Mask is shown in Table 3-29. A one in any of the bit positions 4 through 7 enables the PIO Board to generate a maskable interrupt if the stated condition is true. The program defines this mask by outputting the appropriate bit pattern to I/O address x2H, where x is determined by the board slot occupied by the PIO Board (see Table 3-22).

The program initializes the Input flag by resetting it. The input device sets the flag when an input byte is ready at the device interface. After the byte is input, the program again resets the flag, and the cycle is repeated.

The Input flag is reset by accessing I/O address x6H, where x is determined by the board slot occupied by the PIO Board (see Table 3-22). In the standard configuration of the PIO Board, the Input flag is not normally set by the program. The flag could be set by accessing I/O address x7H, where x is determined in the same manner as for resetting the flag.

The program initializes the Output flag by resetting it. The output device sets the flag when it is ready to receive a byte. After the byte is transferred, the program again resets the flag, and the cycle is repeated.

Table 3-29




The Out flag is reset by accessing I/O address x4H, where x is determined by the board slot occupied by the PIO Board (see Table 3-22). In this configuration of the PIO Board, the Out flag is not normally set by the program, although it could be set by accessing I/O address x5H, where x is determined in the same manner as for resetting the flag.

#### 3.11.5 Status

A status byte may be read from the PIO Board by inputting from I/O address xlH, where x is determined by the board slot occupied by the PIO Board, (see Table 3-22). Table 3-30 shows the format of the Status byte. The operation of the Input and Output flags has been discussed in Section 3.11.4 above.

Table 3-30



## 3.11.6 Interrupt or Polled

The PIO Board may be serviced in the interrupt mode or it may be polled by the program.

If the interrupt mode is used, one or more bits of the Interrupt Mask must be set on to allow the PIO Board to generate interrupts. The Interrupt Mask is discussed in Section 3.11.4.

When the PIO Board causes an interrupt, the program must determine the source of the interrupt. It does this by inputting from I/O address EOH and checking bit 1. The bit is a zero if any of the I/O boards including the PIO is interrupting. The program then inputs the status of all I/O boards to determine which board(s) is interrupting. The program decides that the PIO Board has interrupted if one of the four status bits is a one, and the corresponding bit in the Interrupt Mask is also a one.

If the PIO Board is to be polled, the Interrupt Mask must be loaded with zeros. The program polls the PIO by periodically reading the board status and taking appropriate action.

Table 3-31

Parallel I/O Addresses					
I/O Address (Hexadecimal)	Operation	Description			
х0	INPUT	Input Data Byte.			
<b>x</b> 0	OUTPUT	Output Data Byte and generate OUT STROBE.			
хl	INPUT	Input Status Byte (see format in Table 3-30).			
x2	OUTPUT	Output to Interrupt Mask (see format in Table 3-29).			
х3		Not used.			
x4	INPUT/OUTPUT	Reset Output flag.			
<b>x</b> 5	INPUT/OUTPUT	Set Output flag.			
x6	INPUT/OUTPUT	Reset Input flag.			
x7	INPUT/OUTPUT	Set Input flag.			

#### NOTES

- The first digit of these I/O addresses is determined by the board slot occupied by the PIO board (see Table 3-22).
- Addresses x8 through xF function the same as addresses x0 through x7 respectively.

# 3.11.7 Programming Example

The subroutine in Table 3-32 provides an example of programming the standard configuration PIO Board to output data.

Table 3-32

		Sa	ample Rou	itine Fo	Output	ting PIO Data
	. •					
1	0040	==	PIO	==	40H	; PIO BASE PORT ADDRESS
2	0040	==	PDATA	==	PIO	; PIO DATA PORT ADDRESS
2 3	0041	==	PSTAT	==	PIO+1	; PIO STATUS PORT ADDRESS
4	0004	22	POBIT	==	4	; PO FLAG BIT MASK
5	0044	==	RSFLG	==	PIO+4	; ADDR RO RESET OUTPUT FLAG
6 7			L			
7	0000'	DB41	POUT:	IN	PSTAT	; PIO STATUS
8	0002'	E604		ANI	POBIT	; TEST OUTPUT
9	0004'	28FA		JRZ	POUT	; WAIT FOR DEVICE READY
10	0006'	D344		$\mathbf{OUT}$	RSFLG	; RESET OUTPUT FLAG
11	0008'	78		MOV	A,B	; CHARACTER TO SEND
12	0009'	F680		ORI	80H	; SET STROBE BIT FALSE
13	000B'	D340		OUT	PDATA	; SET UP DATA
14	000D'	EE80		XRI	80Н	; TOGGLE STROBE
15	000F'	D340		OUT	PDATA	
16	0011'	EE80		XRI	80H	; TOGGLE STROBE
17	0013'	D340		OUT	PDATA	
18	0015'	E67F		ANI	7FH	; CLEAR STROBE BIT
19	0017'	C9		RET		
20			;			
21				.END		

## 3.12 SPEAKER CONTROL

The speaker produces sounds that are used to signal the operator of the ADVANTAGE. The program can either produce a standard 'beep' sound, or a programmable sound.

The standard 'beep' sound is a 1920 Hz tone with a duration of one-half second. This sound is produced by inputting from I/O address 83H. The input data is indeterminate.

The programmable sound is produced by manipulating bit 6 of the I/O Control register (I/O address FOH). When this bit is complemented at the proper rate, a tone is produced in the speaker. For example, complementing the bit once every millisecond will produce a 500 Hz tone. The tone is maintained as long as the bit is being complemented. Note that complex sounds may be generated by complementing the bit at an irregular rate.

#### 3.13 BOOTSTRAP FIRMWARE

The Bootstrap program is contained in the Boot PROM (see Section 4.1.3). The Bootstrap program loads other programs from diskette or from a serial port via an SIO Board.

## 3.13.1 Startup

The Bootstrap program may be entered by generating a non-maskable interrupt (see Section 3.3.2), or by executing the following two instructions:

- 1. Output 84H to I/O address A2H.
- 2. Jump to address 8066H.

When the Bootstrap program is entered, it performs the following sequence:

- 1. The Z80 processor registers are pushed into the existing stack in the following sequence: AF,B,D,H, alternate AF, alternate B, alternate D, alternate H, alternate IX and alternate IY. Finally, the interrupt vector is pushed.
- 2. The stack pointer is put in register IY. If the Bootstrap program was entered as the result of a power reset, register IY contains 0001H.

- 3. The Display RAM is mapped into 0000H through 7FFFH, the Boot PROM is mapped into 8000H through BFFFH, and the first 16K bytes of Main RAM are mapped into C000H through FFFFH.
- 4. A beep sounds, and the message 'LOAD SYSTEM' is displayed.

The Bootstrap program then waits for instructions entered from the keyboard. These instructions may cause it to boot from drive 1, boot from drive 2, or boot from a serial port (see Section 2.2).

#### 3.13.2 Boot from Disk Drive

### NOTE

The ADVANTAGE HD-5 cannot be cold booted from the hard disk.

If the Bootstrap program is directed to boot from one of the floppy disk drives, it performs the following sequence:

1. Sectors 4,5,6 and 7 on track 0 are read into Main RAM. The first data byte in sector 4 determines the starting location of the area in Main RAM in which the program is stored.

For example, if the first data byte is COH, this byte is stored in location COOOH, and remaining data bytes in sectors 4,5,6 and 7 are stored sequentially from that point. This first byte must be in the range COH through F8H.

- The first 16K bytes of Main RAM are mapped into 0000H through 3777H and 4000H through 7FFFH.
- 3. A jump is made to the load address + 10. This location must contain the op code for a jump instruction.

If the boot attempt is unsuccessful, a beep sounds and the 'LOAD SYSTEM' message is redisplayed. There are five ways that a failure may occur:

- 1. Diskette not loaded.
- 2. Machine malfunction.
- 3. Uncorrectable read error (wrong CRC byte). The CRC byte is calculated by the routine shown in Table 3-33.
- 4. Wrong sync byte. The first sync byte is FBH. The second sync byte is the sector number plus 16 times the track number, truncated to eight bits.
- 5. The first byte of sector 4 is not in the range COH through F8H, or the tenth byte of sector 4 is not C3H.

Table 3-33
Boot PROM CRC Routine

1	DB80	READL		
	FEC0		CPI	ОСОН
8152	D8		RC	
1	FEF9		CPI	0F9H
8155	D0		RNC	
8156	57		MOV	
8157	12		STAX	D ;STORE IT ALSO
8158	13		INX	D
8159	07		RLC	
	4F		MOV	C,A ;START OF CRC VALUE
	216581		LXI	
1	DB80		IN	· · · · · · · · · · · · · · · · · · ·
1	12		STAX	
8161	13		INX	D
8162	A9		XRA	C
8163	07		RLC	;CRC CALC
	4F		MOV	C, A
	DB80	BLOOP		RDATA ; READ DATA LOOP
8167	12		STAX	
8168	A9		XRA	C ; FORM CRC
8169	07		RLC	
	<b>4</b> F		MOV	
	13		INX	
816C	DB80		IN	•
816E	12		STAX	
816F	A9		XRA	С
8170	07		RLC	
8171	<b>4</b> F		MOV	C, A
8172	13		INX	D
8173	10F0		DJNZ	BLOOP
8175		; HAVE	COMPLE	TED A BLOC, GET CRC
8175	DB80		IN	RDATA ; CRC BYTE
8177	A9		XRA	
8178	DB82		IN	
817A	20Al		JRNZ	READA ; IF NOT, GO READ AGAIN

## 3.13.3 Boot from Serial Port

In order to use this feature, an SIO board must be installed in I/O slot 3, and the board ID must be in the range FOH through F7H. The board must be configured for synchronous operation and connected to a synchronous communication link.

If the Bootstrap program is directed to boot from serial port, it configures the USART as follows:

Synchronous Mode 2400 baud Two sync bytes - DLE,SYN Eight bits per word Two stop bits Parity off

After the USART is configured, it should be receiving sync bytes. If sync is not detected within 1 second, a beep sounds and 'LOAD SYSTEM' is redisplayed. If sync is detected, the following 'dialogue' should occur:

Other system:DLE,SYN,ENQ,PAD "WHAT DO YOU WANT? ADVANTAGE:DLE,SYN,EOT,NUM,ENQ PAD "I WANT THE PROGRAM" Other system:STX,<data>,ETX,SUMLO, "HERE IT IS" SUMHI, PAD

STX=02H, ETX=03H, EOT=04H, ENQ=05H, DLE=10H, SYN=16H, PAD=0FFH NUM = boot type number (01H for the ADVANTAGE) SUMHI, SUMLO=checksum computed as ((sum of all data bytes) +1) mod 65536

The Boot program can wait indefinitely for the "What do you want?" message. When it is received, it sends the "I want the program" message. Then it can wait indefinitely for the STX. When the STX arrives, the Boot program assumes that subsequent data is the program.

The first byte after the STX determines the starting location of the area in Main RAM into which the program is loaded. For example, if the first byte is COH this byte is stored in location COOOH, and the remainder of the program is stored sequentially from that point. This first byte must be in the range COH through F8H.

The DLE character has special significance in the data stream as follows:

- 1. Two DLE's in a row are stored as one DLE.
- 2. Pairs of sync bytes DLE, SYN are dropped.
- 3. DLE, DLE, SYN is stored as DLE, SYN.
- 4. Single DLEs not followed by SYN or ETX are dropped.
- 5. The pair DLE, ETX signals end of program and is not stored.

Only those bytes that are stored in the RAM are included in the checksum. The checksum is computed as ((sum of all data bytes)+1) mod 65536. If the computed checksum does not match the checksum in the message, a beep sounds and the message 'LOAD SYSTEM' is redisplayed. If the checksums match, the first 16K bytes of Main RAM is mapped into locations 0000H through 3FFFH and 4000H through 7FFFH, and a jump is made to the load address + 10.

This chapter discusses the theory of operation of the main functional parts of the ADVANTAGE, grouped under Main PC Board, Hard Disk Controller Board, Serial Input Output (SIO) Board and the Parallel Input Output (PIO) Board.

The block diagrams in the chapter are coordinated with the schematics in Appendix I. Each block that represents circuitry on a PC board corresponds to a page of the schematics or to a shaded section of a page. In addition, the names used in the blocks are the same as those used in the schematics.

## 4.1 MAIN PC BOARD


Figure 4-1 is a block diagram of the ADVANTAGE computer system. The shaded blocks represent the elements of the system which are on the Main PC Board. The ADVANTAGE HD-5 hard disk controller and disk drive blocks are shown as dashed lines.

The Central Processor is in primary control of the ADVANTAGE system. It controls the flow of data between the I/O devices and the Main RAM. It also checks status on these devices, issues commands, and responds to interrupts.

The Central Processor performs its duties by executing the programs residing in the Boot PROM and the Main RAM. The programs contain Z80 processor instructions. See Appendix G for a list of these instructions and a description of the Z80 microprocessor.

The Boot PROM contains the bootstrap routine that loads programs into the Main RAM. Programs may be loaded from diskette or from a serial port connected to the I/O board interface. The Boot PROM also contains a video driver routine and a monitor routine. See Sections 3.6.5 and 6.1 for additional information on these routines.

The Main RAM is used to store programs and data. The storage capacity is 64K bytes by nine bits including parity. Parity checking is used to insure the integrity of the stored information.



The Display RAM stores data to be displayed on the Video Monitor. The capacity of this RAM is 20K bytes by eight bits with no parity. The Display Controller serializes the data and sends it to the Video Monitor. It also provides the Monitor with horizontal and vertical sync signals.

The Floppy Disk Controller performs most of the control functions for the floppy disk drives. It selects the drive, selects a side of the diskette, positions the read/write head, and performs the read or write operation. The Hard Disk Controller performs similar functions for the hard disk drive.

The Auxiliary Processor performs the remaining disk operations. It turns the floppy drive motors on and off, keeps track of the sector number, and determines the width of the sector pulse. The Auxiliary Processor also controls the keyboard. It scans the keyboard, converts the scanning information to the correct character code, and notifies the Central Processor when keyboard data is available.

The Speaker is a small audio transducer located on the Main PC Board. The Speaker circuit can produce either a standard 'beep' sound or a programmable sound. The I/O Board Interface consists of six PC board connectors and associated bus drivers and command decoders. The PC boards used in this area can interface external I/O devices to the Central Processor, or they can expand the computing power of the Central Processor.

The voltage regulators receive unregulated DC power from the Power Supply and produce four regulated DC supply voltages that are used throughout the ADVANTAGE system. The voltages are: +12, -12, +5 and -5.

#### 4.1.1 Central Processor

A block diagram of the Central Processor is shown in Figure 4-2. The Central Processor uses two address buses and three data buses. Multiple buses are required because the Z80 processor interfaces with a large number of circuits.


Any address placed on the Address (ADR) bus automatically appears on the Buffered Address (BA) bus. The same is true of data placed on the Data bus - it automatically appears on the RAM data (RD) bus. Transfers between the Data bus and the Buffered Data (BD) are controlled by the I/O Select PROM, and depend upon the direction of data flow.

The Z80 processor is the heart of the Central Processor. When it fetches instructions it places the instruction address on the Address bus and reads the instruction from the Data bus. It reads status by inputting from the I/O controller, the Auxiliary Processor and I/O Status register 1. It issues commands by outputting to the I/O controllers, and to the I/O Control Register. See Appendix G for more information about this microprocessor.

The Memory Mapping registers expand the memory addressing capabilities of the ADVANTAGE computer from 64K bytes to 256K bytes. See Section 3.2.1 for detailed information on their use.

The Memory Mapping registers are implemented by a 74LS670 scratch pad RAM. The RAM contains four locations with four bits per location. Each location represents one mapping register.

When data is written into a mapping register, the BA bus selects the register, and the BD bus carries the data to be written. When data is read or written from a memory register, the ADR bus selects the mapping register, and the contents of the register are used to select the 16K section of memory to be accessed. Note that it is possible to select a non-existent section of memory, because some of the allocated address space is not used (see Table 3-1).



The Control Logic maintains the Display flag, and controls the wait input signal to the Z80 processor.

The Display flag is set at the end of each vertical scan (signal PL SYNC) and reset when the program executes an input or output instruction to I/O address BOH.

Two conditions may cause the Z80 processor to go into a wait state:

- The program has initiated an access to the Display RAM and data is not yet available (signal WAIT A).
- 2. The program has initiated a disk operation and the Disk Controller has not completed the operation (signal WAIT 1, WAIT 2, and WAIT 3).

The maskable interrupt circuitry generates a maskable interrupt to the Z80 processor if any of the following conditions are true:

- 1. Keyboard data is available (signal KB INT).
- 2. The Display flag is set.
- 3. One of the I/O boards is interrupting.
- 4. A parity error occurs in Main RAM (signal PINT).

The non-maskable interrupt circuitry generates a non-maskable interrupt to the Z80 processor when any of the following conditions are true:

- 1. The keyboard Reset is active (signal INT 48). This Reset is under program control (see Section 2.2.4).
- The Reset pushbutton is pressed. This is the momentary contact switch located on the rear panel of the ADVANTAGE cabinet (signal PNMI).
- 3. Main RAM Parity Error (optional as noted below).

#### NOTE

The Main RAM parity error can be made to generate a non-maskable interrupt instead of a maskable interrupt by changing the position of jumper W4 on the Main PC Board, but this connection is not supported by North Star software.


When an NMI occurs, the CPU stores the contents of the program counter in the stack and loads it with 0066H for a jump to that location. (Location 0066H contains the vector to the routine for handling NMIs.)

A power-on reset sets the CPU RESET pin low, which forces the program counter contents to zero, and initializes the CPU.

I/O status register 1 is an 8-bit bus driver through which eight status signals are input from various parts of the system. When an input instruction is executed from any of the I/O addresses EOH through EFH, the status signals are transferred to the BD bus and from there into the Z80 processor. Table 4-1 defines the signals that are input.

Table 4-1

I/O Status Register 1 Format



The Clock Generator consists of a crystal oscillator, two flip flops, and a divide-by-16 counter. These circuits generate the following clocks which are used throughout the Main PC board: 8 MHz, 4 MHz, 2 MHz, 0.5 MHz, 0.25 MHz and 0.125 MHz.

The I/O Address Decoder (from IOSEL PROM) produces some of the individual signals required to carry out I/O instructions. These signals are listed in Table 4-2 along with the corresponding decoder output.

Table 4-2

I/O Address Decoder Signals


Output	Description
0	Partial decode of disk I/O instructions and instruction to produce the standard 'beep' sound.
1	Load Start Scan register located in the Video Generator.
2	Load Memory Mapping register. Bits 0 and 1 of the BA bus specify which register is loaded.
3	Clear Display flag.
4	Clear non-maskable interrupt.
5	Input from I/O Status Register 2 located in the Auxiliary Processor.
6	Input from I/O Status Register 1.
7	Load I/O Control Register.

The I/O Select PROM produces four control signals which make data available to the Z80 processor by transferring data to the Data bus. Each control signal transfers the data from a different source. Table 4-3 defines the contents of this PROM and summarizes its input and outputs. The four output signals are described below.

Table 4-3

I/O Select PROM Summary

ADDRESS BITS	DATA BITS	
7 6 5 4 3 2 1 0	4 3 2 1	ACTIVE SIGNAL
x x 1 0 x 1 x 0	0 1 1 1	RD PROM - Read Boot PROM
x x x 0 1 1 x 0	1011	RD RAM - Read Main RAM
0 X X 1 1 0 0 0	1101	I/O to Z80 - Input instruction
1 X X 1 1 0 X 1	1 1 0 1	I/O to Z80 - Interrupt response
X X X 1 1 0 1 0	1110	BD to Z80 - Input instruction
x x x 0 0 1 x 0	1110	BD to Z80 - Reading Display RAM
<b> </b>		



NOTE: All locations not defined in this table contain all ones and produce no active output signals.

- 1. RD PROM. Transfers data from the Boot PROM to the Data bus. The Z80 processor supplies the address of the data. This transfer can occur if the Memory Mapping registers select the Boot PROM, or if a non-maskable interrupt occurs.
- 2. RD RAM. Transfers data from the Main RAM to the Data bus. The Z80 processor supplies the address of the data.
- 3. I/O to Z80. Transfers data from the I/O board interface to the Data bus. This transfer occurs when the Z80 processor executes an input I/O instruction addressed to an I/O board. It also occurs when the Z80 processor is responding to a maskable interrupt (mode 2 response) and is reading the address vector from the I/O board interface. Note that the address vector from the I/O boards is always FFH.
- 4. BD to Z80. Transfers data from the BD bus to the Data bus. This transfer occurs when the Z80 processor reads from the Display RAM, or when the Z80 processor executes an input instruction addressed to the Disk Controller, to Status Registers 1 or to Status Register 2.

The I/O Control register stores commands that are used throughout the ADVANTAGE system. When the program executes an output instruction to any I/O address from FOH through FFH, the eight control bits are transferred from the Z80 processor, through the BD bus and into the I/O Control register.

Table 4-4 defines the bits of the I/O Control register. The low-order three bits of the register form a command code which is sent to the Auxiliary Processor. The commands are defined in Table 4-5.

Table 4-4

I/O Control Register Format




Table 4-5
I/O Commands

Command Number	Bits 0-2 of Control Register	Description
0	000	Show Sector. Place disk sector number into bits 0-3 of I/O Status register 2.
1	001	Show Char LSB's. Place low-order four bits of keyboard character into I/O Status register 2, bits 0-3.
2	010	Show Char MSB's. Place high-order four bits of keyboard character into I/O Status register 2, bits 0-3. Reset Keyboard flag, bit 6 of the same register.
3	011	Keyboard MI Flag. Complement the state of the Keyboard Maskable Interrupt flag. Following execution of the command 3, the state of this flag appear in bit 0 of I/O Status register 2. One=on, zero=off. The KB MI flag allows the Keyboard Data flag, bit 6 of I/O Status register 2, to generate a maskable interrupt.
4	100	Cursor Lock. Change the state of the Cursor Lock flag, and place that flag in bit zero of I/O Status register 2. One = on, Zero = off.

Table 4-5 (continued)


Command Number	Bits 0-2 of Control Reg.	Description
5	101	Start Disk Drive Motors. Turn on both disk drive motors. Motors remain on for 3 seconds after the command is removed. Also perform "Show Sector" command (see above).
6	110	Command Prefix. Used only as part of the command 6, command 7 sequence (see below).
6,7	110,111	Keyboard NMI Flag. This 2- command sequence complements the state of the Keyboard Non- maskable Interrupt flag. Following execution of this command sequence, the KB NMI flag appears in bit 0 of I/O Status register 2. One = on, Zero = off. When this flag is on, the keyboard reset feature is enabled (see Section 2.3.1)
7	111	All Caps. When used alone, this command changes the state of the All Caps flag, and places that flag in bit zero of I/O Status register 2. One = on, zero = off.

### 4.1.2 Main RAM

The Main RAM is a dynamic memory array with a storage capacity of 64K bytes. Each byte contains nine bits, eight for data and one for parity. The parity is odd.

A block diagram of the Main RAM is shown in Figure 4-3.

The address MUX outputs 14 bits of memory address to the RAM, seven bits at a time. These 14 bits select four memory locations, one in each 16K section of the RAM. The Control Logic completes the address decode by selecting one of the four 16K sections. Expressed in terms of the RAM integrated circuits (ICs) the Control Logic selects one of four rows of ICs: row F, row G, row H and row J.



When the RAM is accessed for a read or a write, the address bits are latched into the RAM in two steps. First, the seven most significant address bits are latched with the row address strobe (RAS) signals. Then the seven least significant address bits are latched with the column address strobe (CAS) signals.

4-15

The RMBWR signal determines whether data is read from or written into the RAM. If this signal is high, data is read from the RAM and placed into an 8-bit latch. The RD RAM signal transfers this data to the Data bus. When RMBWR is low, data is written into the RAM. Data enters the RAM from the RD bus.

Figure 4-4 shows the Main RAM timing for an op code fetch and for a non-op code memory read.

The Main RAM is refreshed only after an op code fetch. The second half of Figure 4-4 shows the timing of the refresh cycle. During refresh, the Z80 supplies the refresh address, and all RAS signals are active, thereby selecting all the RAM ICs simultaneously.


The Resistor Network removes electrical noise from the data input of the Main RAM and the Display RAM. This network filters the signals as they pass from the RD bus to the MD bus.

The Parity Logic automatically stores a parity bit in the RAM each time data is written, and checks the parity each time data is read. The Parity Logic may be programmed to generate an interrupt if a parity is detected (see Section 3.2.2).

When a byte is written into the RAM, the Parity Logic computes parity on the RD bus and supplies an odd parity bit to the RAM. When a byte is read from the RAM the Parity Logic computes parity on nine bits-eight bits from the RD bus, and the single parity bit from the RAM. At this time the RD bus contains data read from the RAM, because the RD bus is always a direct copy of the Data bus.

If a parity error is detected, the Parity Error flag is set. If the Parity Logic is programmed to generate interrupts, the Parity Error flag will generate either a maskable or a non-maskable interrupt depending upon the connection of jumper W4. The standard connection for W4 is to allow maskable interrupts. North Star software does not support the alternate connection.

The Parity Error flag may be tested and/or reset by the program (see Section 3.2.2).



**ADVANTAGE** 

### 4.1.3 Boot Prom

The storage capacity of the Boot Prom is 2K bytes. Contained in the PROM are the Bootstrap routine, the Mini Monitor and the Video Driver.

The Bootstrap routine performs the primary function of the Boot PROM, i.e., to load programs from the disk or from the serial port. Programming information relating to the Bootstrap routine is given in Section 3.13.

The Mini Monitor allows the operator of the ADVANTAGE to perform some elementary commands from the keyboard, such as examining a single location in Main RAM. The operating instructions for the Mini Monitor are in Section 6.1.


The Video Driver controls the position of the cursor and provides a set of standard templates for forming character images on the screen. The Video Driver is described in Section 3.6.5.

# 4.1.4 Auxiliary Processor and Keyboard

The Auxiliary Processor interfaces the keyboard to the Central Processor, and controls some of the floppy disk drive functions.

A block diagram of the Auxiliary Processor is shown in Figure 4-5. The heart of the Auxiliary Processor is the 8035 microprocessor, which executes the fixed program located in the Auxiliary PROM. The 8035 operates as a slave to the Central Processor. It responds to commands from the Central Processor and to data input from the keyboard.

The 8035 maintains a 7-character buffer for storing keyboard characters. It also maintains various status bits associated with the keyboard and debounces the keyboard signals.




The Auxiliary Register stores four control bits which are output by the 8035. Two of them, SPW1 and SPW2, are used by the Disk Controller to determine the width of the sector pulse. The third bit turns the disk drive motors on and off, and the fourth bit causes a maskable interrupt in the Central Processor when keyboard data is available.

I/O Status register 2 stores data and control bits which are loaded by the 8035 and read by the Central Processor. Table 4-6 shows the format of this register.

Table 4-6

I/O Status Register 2 Format



The 8035 performs the following functions:

 It monitors the sector pulse signal from the Disk Controller, SPULSE, and sends two signals back to the controller that are used to determine the width of the sector pulse. These signals pass through the Auxiliary Register.

- 2. It keeps track of the current sector number on the selected disk drive by counting sector pulses. There are 10 sectors, numbered 0 through 9. The index pulse appears along with the sector pulse, and is positioned in the middle of sector 9.
- 3. It scans the keyboard to determine if any key(s) is pressed. Keyboard scanning proceeds as follows:

The 8035 outputs a repeating sequence of addresses to the keyboard on signals KBD D0/AD0 through KBD D3/AD3. As each new address is output, it is accompanied by a pulse on the KBD STB signal. If a key is pressed, the keyboard responds by placing the code for the active key onto signals KBD D0/AD0 through KBD D7, immediately after the KBD STB signal expires. The 8035 pauses momentarily to input the code and then proceeds to scan.

If the entered key is a data key, the 8035 stores the appropriate ASCII code in its 7-character buffer. If the data key is pressed for more than 800 milliseconds, the 8035 also stores a special repeat code in the buffer.

If the entered key is the CURSOR LOCK or ALL CAPS key, the 8035 interrupts the scan momentarily to change the state of the light in the corresponding key. It does this by pulsing one of four signals (KBD D4 through KBD D7) coincident with the KBD STB signal. These four signals allow for four commands: cursor lock on, cursor lock off, all caps on and all caps off.

4. It executes the command indicated by signals CIO through CI2. These signals form a 3-bit command code which originates in the Central Processor. The commands are defined in Table 4-5.

When the Central Processor changes the command code the 8035 executes the new command, and acknowledges that the command has been performed by changing the state of the Command Acknowledge bit, bit 7 of I/O Status register 2 (see Table 4-6). The time interval between a change in the Command Code and a change in the Command Acknowledge bit is in the range of 0.5 to 1.5 milliseconds.


## 4.1.5 Floppy Disk Controller

The Floppy Disk Controller performs most of the control functions for the disk drives. It selects the drive, selects a side on the diskette, positions the read/write head and performs the read or write operation.

The Auxiliary Processor performs the remaining floppy disk operations, controlling of the disk motors and keeping track of the sector number.

A block diagram of the Floppy Disk Controller is shown in Figure 4-6.

Data Separation Circuitry receives a signal The the selected disk drive which contains both data and clocks. It synchronizes with the clocks, removes the clocks from the signal, and sends the data in serial form to the Control Logic. Three major signals control the Data Separation Circuitry: DISK READ FLAG, ACQUIRE The DISK READ FLAG enables the Data and BUFACQUIRE. The ACOUIRE and BUFACOUIRE Separation Circuitry. signals are set only during the preamble of the sector when there are clock pulses but no data pulses. They allow the phase lock loop in the Data Separation circuitry to quickly synchronize with the clock.




The Control Logic responds to the eight I/O instructions listed in Table 4-7. The Control Logic detects these instructions by comparing bits 0 and 1 of the BA bus, and signals  $\overline{WR}$ ,  $\overline{RD}$  and  $\overline{DISK}$  I/O from the Central Processor. 8-bit bytes are transferred between the Control Logic and the Central Processor via the BD bus.

Table 4-7
Floppy Disk I/O Instructions

I/O Address (Hexadecimal)	Operation	Description
80	INPUT	Input disk data.
80	OUTPUT	Output disk data.
81	INPUT	Input sync byte.
81	OUTPUT	Load drive control register.
82	INPUT	Clear Disk Read flag.
82	OUTPUT	Set Disk Read Flag.
83	INPUT	Produce the standard 'beep' sound. The decoded signal is sent to the Speaker Circuit (see Figure 4-1).
83	OUTPUT	Set Disk Write flag.

The Floppy Disk Drive Control Register stores a control byte which comes from the Central Processor and is sent directly to the disk drives. Table 4-8 shows the format of the register.

Table 4-8
Floppy Disk Drive Control Register Format



The Precompensation circuit changes the timing of the data and clock pulses that are written on the inside tracks of the diskette. The pulse timing must be changed because of the higher density of the data on these tracks.

# 4.1.6 Display RAM and Video Generator

The Display RAM has a storage capacity of 20K bytes, with 8 bits per byte. This RAM stores the data displayed on the ADVANTAGE video monitor. Section 3.6.1 explains the correlation between the bits in memory and the dots (pixels) on the screen.


The Video Generator serializes the data in the Display RAM and sends this data to the Video Monitor, along with horizontal and vertical sync pulses. It also allows the Central Processor to gain access to the Display RAM, and implements vertical scrolling of the displayed data.

Figure 4-7 shows a block diagram of the Display RAM and Video Generator. All blocks in the diagram are part of the Video Generator except the one marked 'RAM'.

When the Central Processor writes data into the Display RAM, the Address Mux (multiplexer) directs address bits from the BA and ADR buses to the RAM. The data to be written enters the RAM from RD bus.

When the Central Processor reads data from the RAM, the Address MUX again directs the address bits from the BA and ADR buses to the RAM, but the data from the RAM is placed on the BD bus.

The RAM is automatically refreshed as a result of reading video data during generation of the video signal.



When the RAM is supplying data to the Video Monitor, the Address Mux takes RAM address bits from the Vertical Scan Counter and from the Horizontal Dot Counter and sends them to the RAM. These two counters increment as the display screen is scanned so that the correct data is always being sent to the Video Monitor. The RAM data passes through a serial to parallel converter before going to the Video Monitor.

The Start Scan Register controls the vertical position of data on the display screen. When data is output to this register, the data enters the register from the BD bus. At the start of each vertical scan, the number in the Start Scan Register is loaded into the Vertical Scan Counter. This number determines the starting address that is sent to the RAM at the beginning of each vertical scan. The Vertical Scan Counter increments once each horizontal cycle.

The Horizontal Dot Counter increments as the display is scanned in a horizontal direction. It is reset at the beginning of each horizontal scan, and advances once for each dot position. This counter is used in the following ways:

- 1. It supplies RAM address bits to the Address Mux.
- It assists the Control Logic in generating certain signals which must repeat in the same way in each horizontal cycle.
- 3. It provides a clock signal for the Vertical Timing and Control section.

The Control Logic performs the following functions:

- 1. It controls the Address Mux.
- It responds to Central Processor request for access to the RAM (signal Z80 DIS REQ) and grants the request with signal Z80 CYC.
- 3. It generates the row address and column address strobes for the RAM (signals RASA, RASB, CASA and CASB).

- 4. It generates the 'load' signal for the Parallel to Serial Converter.
- 5. It generates the HORIZ SYNC signal. This signal keeps the Video Monitor horizontal sweep circuits in synchronization with the serial video data.
- 6. It blanks the display when the Central Processor DISP ON signal is high.
- 7. It generates a synchronization signal (PS SYNC) for the Ramp Generator in the Voltage Regulator section (see Section 4.1.9).

The Control Logic contains two PROMs, HTIML and HTIMH which are used to generate a repeating pattern of signals. The PROM address is supplied by the Horizontal Dot Counter. The contents of these PROMs is defined in Tables 4-9 and 4-10. Figure 4-8 shows the timing of the signals derived from the PROMs.

Table 4-9
HTIML Horizontal Scan PROM

Address		Outpu	t Bit	s	
(Hexadecimal)	PD3	_	PD1	PDO	Description
00	0	0	1	0	ENDIS-Get display data
01	0	0	0	0	Wait
02	0	0	1	1	LDVSR-Load Shift Register
03	0	0	1	0	ENDIS-Get display data
04	0	0 0	1 0	0	Wait
05	0	0	0	1	ENZ80-Allow Z80 memory cycle
06	0	0	1	1	LDVSR-Load Shift register
07	0	0	1 0	0	Wait
08					
•					
•					The above pattern
•	ĺ				repeated 31 times.
FF					


HTIMH Horizontal Scan PROM

Table 4-10

Address (Hexadecimal)	Outpu PD3 PD2	t Bits PD1 PD0	Description
00 01 02 03 04 05 06 07	0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 0 0 1 1 1 0 0 0 0	ENDIS-Get display data Wait LDVSR-Load Shift register ENDIS-Get display data Wait ENZ80-Allow Z80 memory cycle LDVSR-Load Shift register Wait
08 • • • 3F			The above pattern repeated 7 times
40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Wait Wait Wait Wait Wait ENZ80-Allow Z80 memory cycle Wait Wait HZSYNC-Horizontal Sync time HZSYNC
4E 4F 50 • • •	0 1 0 1	0 0	HZSYNC HZSYNC  The above pattern in addresses 48 through 4F repeated 9 times

Table 4-10 (continued)

98	0	0	0	0	Wait
99	Ŏ	Ŏ	Ō	Ö	Wait
9A	0	0	0	0	Wait
9B	0	0	0	0	Wait
9C	0	0	0	0	Wait
9D	0	0	0	1	ENZ80-Allow Z80 memory cycle
9E	0	0	0	0	Wait
9F	0	0	0	0	Wait
		•	0	0	77-14
A0	0	0	0	0	Wait
Al	0	0	0	0	Wait
A2	0	0	0	0	Wait
A3	0	0	0	0	Wait
A4	0	0	0	0	Wait
A5	0	0	0	1	ENZ80-Allow Z80 memory cycle
A6	0	0	0	0	Wait
A7	0	0	U	0	Wait
A8	0	0	0	0	Wait
A9	0	Ō	0	Ō	Wait
AA	0	0	0	0	Wait
AB	0	0	0	0	Wait
AC	0	0	0	0	Wait
AD	0	0	0	0	Wait
AE	0	0	0	0	Wait
AF	1	0	0	0	Clear Horizontal Column Counter
	_	_	_	_	
В0	1	1	1	1	
B1					
					The above pattern
					repeated 79 times
FF					
			,		



The Vertical Timer performs the following functions:

- 1. It generates the vertical sync (VSYNC) signal. This signal keeps the Video Monitor vertical sweep circuits in synchronization with the serial video data.
- 2. It generates the vertical blanking (VBL) signal. This signal causes the serial video data to be all zeros during vertical retrace.
- 3. It generates a synchronization signal, PL SYNC, that is used by the Phase Locked Loop and by the Control Processor. In the Central Processor it sets the Display flag.
- 4. It loads the contents of the Start Scan Register into the Vertical Scan Counter at the beginning of each vertical scan.

The repetitive control signals required to perform these four functions are generated by means of one of two PROMs: VTM60 or VTM50. The first of these PROMs is used when the power line frequency is 60Hz and the second PROM is used when the power line frequency is 50Hz. Table 4-11 and 4-12 define the contents of the PROMs. Figure 4-9 shows the timing of the generated signals.


The Phase Locked Loop keeps the Video Generator in synchronization with the power line frequency. It compares signal PL SYNC from the Vertical Timer with the power frequency, and generates an output signal, CELL CLK, which varies in frequency according to the phase of the two compared signals. CELL CLK drives the Horizontal Dot Counter which in turn drives the Vertical Timer, establishing the feedback loop.

Table 4-11
60Hz Vertical Timing PROM (VTIM60)

Address (Hexadecimal)	Output Bits VD3 VD2 VD1 VD0	Description
00 • • 32	0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0	PLSYNC on for 100 lines
33 • • • 77	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Wait for 139 lines
78 79 7A 7B 7C 7D 7E 7F	1 0 1 0 1 1 1 0	VBL + PLSYNC  VBL + PLSYNC + VSYNC  VBL + PLSYNC + VSYNC
80 81 82 83	1 0 1 0 1 0 1 0 1 0 1 1	VBL + PLSYNC VBL + PLSYNC VBL + PLSYNC + Load Vertical Scan Counter
84 • • • FF		The above pattern repeated 124 times

Table 4-12
50Hz Vertical Timing PROM (VTIM50)


Address (Hexadecimal)	Output Bits VD3 VD2 VD1 VD0	Description
00 • • • 29	0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0	PLSYNC on for 96 lines
2A • • 77	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Wait for 156 lines
78 79 7A 7B 7C 7E 7F	1 0 1 0 1 1 1 0	VBL + PLSYNC  VBL + PLSYNC + VSYNC  VBL + PLSYNC + VSYNC
80 • • • •	1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	VBL + PLSYNC
9B 9C	1 0 1 1	VBL + PLSYNC + Load Vertical Scan Counter
9D • • • •		The above pattern repeated 99 times



# 4.1.7 I/O Board Interface

The I/O Board Interface consists of six PC board connectors and associated bus drivers and decoders. The I/O boards inserted in these connectors respond to I/O instructions from the Central Processor. The boards may communicate only with the Central Processor, or they may interface the Central Processor to an external device.

Figure 4-10 is a block diagram of the I/O Board Interface.



The Board Enable Decoder decodes the upper four bits of the I/O address, taken from the BA bus. It provides each of the board connectors with an enable signal (ENA I/O 1 through ENA I/O 6). Each board must complete the decoding of the I/O address and the recognition of I/O instructions by comparing signals sent to it from the Bus Driver.

The Board ID Decoder responds to I/O instructions with an I/O address of 70 through 75 and 78 through 7D. These instructions input the identification code of the board in a particular board connector. The decoder provides one ID REQ signal for each connector. The ID code returns to the Central Processor via the IOD and DATA buses.

The Bus Driver continually transfers the lower four bits of the address bus and four control and timings signals from the Central Processor to all board connectors. The I/O boards use these signals, in conjunction with those sent from the Board Enable Decoder and the Board ID Decoder to complete the recognition of specific I/O instructions.

The Bus transceiver transfers 8-bit bytes of data between the Central Processor and the I/O Boards. The Central Processor controls the direction of data flow.

The I/O Boards use the  $\overline{\text{I/O INT}}$  signal to send interrupt requests to the Central Processor.

The signals on the six I/O Board connectors are defined in Table 4-13. All signals are common to all connectors, except the signals on pin 3 and pin 29. These are the individual 'board select' signals from the Board Enable Decoder and the Board ID Decoder.

Table 4-13


I/O Board Pin Assignments

Pin	Signal Name	Signal Direction	Function
1	Ground		Power/signal ground
2		,	Not used.
3	ID REQ	OUTPUT	Input board identification code
4	+5V	OUTPUT	DC power
5	+12V	OUTPUT	DC power
6			Not used
7	IO INT	INPUT	Maskable interrupt request
8			Not used
9	10A2	OUTPUT	Buffered Address bus, bit 2
10	IOA1	OUTPUT	Buffered Address bus, bit 3
11	10Al	OUTPUT	Buffered Address bus, bit l
12	Ground		Power/signal ground
13	BRD	OUTPUT	Buffered Z80 processor RD signal
14	IOA0	OUTPUT	Buffered Address bus, bit 0
15	108MHz	OUTPUT	8 MHz clock
16	BWR	OUTPUT	Buffered Z80 processor WR signal
17	10D3	BIDIREC- TIONAL	I/O Data bus, bit 3
18	BIORES	OUTPUT	Resets I/O boards
19	10D2	BIDIREC- TIONAL	I/O Data bus, bit 2
20	10D4	BIDIREC- TIONAL	I/O Data bus, bit 4

Table 4-13 (continued)

Pin	Signal Name	Signal Direction	Function
21	Ground		Power/signal ground
22	10D5	BIDIREC- TIONAL	I/O Data bus, bit 5
23	10D6	BIDIREC- TIONAL	I/O Data bus, bit 6
24	IOD1	BIDIREC- TIONAL	I/O Data bus, bit l
25	IODO	BIDIREC- TIONAL	I/O Data bus, bit 0
26	-12V	OUTPUT	DC power
27	+5V	OUTPUT	DC power
28	10D7	BIDIREC- TIONAL	I/O Data bus, bit 7
29	ENA I/O	OUTPUT	Selects board for I/O operation
30	Ground		Power/signal ground

Figure 4-11 shows the timing of the I/O Board signals. Both read and write cases are shown, although the WR and DATA OUT signals would only be active during an output instruction and the RD and DATA IN signals would only be active during an input instruction.



## 4.1.8 Speaker Circuit

The speaker is a small transducer located on the Main PC Board.

The speaker circuit produces two kinds of sounds in the speaker: a standard 'beep' sound with a fixed pitch and duration, and a programmable sound which can be varied in pitch and duration.

The standard beep sound is triggered when signal TRIG BEEP pulses low. This fires a one-shot which allows a free-running oscillator to produce a 1920 Hz tone for one-half second.


The programmable sound is generated from signal SPK DATA which represents bit 6 of the I/O Control Register. To produce the sound, the program turns the bit on and off at an audible rate. The program can produce any desired tone and maintain it for any length of time.

# 4.1.9 Voltage Regulators

There are five DC voltage regulators on the Main PC Board that provide regulated DC power for the ADVANTAGE system. These regulators are shown in Figure 4-12, along with their associated circuits.

The +12V and Main +5V regulators receive power from the unregulated +23V supplied to the Main PC Board. These regulators are of the switching type and use transistors and op amps as active elements.

The Ramp Generator creates SYNC (triggered by the positive going edge of PSSYNC). It applies SYNC to the +12 Vdc and +5 Vdc regulators to switch the regulators on during the horizontal retrace period of the screen raster. This power supply synchronization minimizes switching noise interference on the display screen.



The Auxiliary +5V regulator is an integrated circuit linear regulator and is used only by the Video Phase Locked Loop circuit.

The Power-on Reset circuit and the Power Fail circuit both monitor the unregulated +23V input to the Main PC Board. The Power-on Reset circuit produces the PWR RES signal when power is first turned on. This signal resets the ADVANTAGE system. The Power Fail circuit produces the PWR FAIL signal if the +23V power is interrupted.

The Over-Voltage (OV) Protection circuit monitors the output of the Main +5V regulator. It pulls the +5V line to ground and blows the Main PC Board fuse if +5V rises above +7.8V.

The -12V regulator receives power from the unregulated -23V supplied to the Main PC Board. The -5V regulator receives power from the -12V regulator. Both of these are integrated circuit linear regulators.

# 4.2 HARD DISK CONTROLLER BOARD

The ADVANTAGE HD-5 can be equipped with a dedicated Hard Disk Controller. This board resides in I/O slot 6 at the rear of the ADVANTAGE cabinet. Two flat ribbon cables interconnect the controller to the hard disk drive. This section describes the controller and drive circuits.

## 4.2.1 Track and Sector Format

The drive sends an index pulse to the controller once for every revolution of the disk. At the beginning of this pulse, the computer writes its own index to mark the beginning of a track. As shown in Figure 3-6, this index (370 us) is comprised of 187 bytes of all ones, followed by three bytes of alternating ones and zeros (55H) and then 40 bytes of all ones.

The remainder of the track is divided electronically by the controller into 16 sectors, each containing a nominal 638 bytes. The bytes in each sector include 9-byte header (ID data) followed by 512 bytes of user data and 4 CRC (cyclic redundancy check) bytes. A preamble consisting of 67 bytes of all zeros and a sync byte (01H) precede the 525 data bytes in each sector. There is also a nominal 45-byte postamble that provides an important inter-sector gap. This gap compensates for motor speed and sector timing variations.

#### 4.2.2 Hard Disk Controller

The controller circuitry consists of the blocks shown in Figure 4-13. The logic elements contained in the blocks are shown in the controller schematics in Appendix I. Each of the circuit blocks is described below. The controller input/output signals (with respect to the disk drive) are summarized in Table 4-14.




Table 4-14
Hard Disk Controller Input/Output Signals

Signal Name	Pin No.a	Definition/Function <sup>b</sup>
Inputs	20(34)	Index. This signal is provided by the drive once each revolution (16.67 ms nominal) to indicate the beginning of track. The signal is normally at logic one (high) and makes the transition to logic zero (low) to indicate an index pulse. The index pulse width is typically 200 us, but only the transition from one to zero is valid.
MFM RD+ MFM RD-	17(20) 18)20)	MFM Read Data. This is the differential read data signal. The transition of the MFM RD+ line going more positive than the MFM RD-line represents a flux reversal on the track of the selected head.
RDY	22(34)	Ready. When true together with SK COMP, RDY indicates the drive is ready to read, write, or seek, and that I/O signals are valid. When RDY is false, all writing and seeking are inhibited. Typical time after power on for RDY to be true is 15 seconds.

The number in parentheses indicates the connector type (34-pin or 20-pin).

b The source/destination for all input/output signals is the hard disk drive.

Table 4-14 (Continued)

Signal Name	Pin No.a	Definition/Function <sup>b</sup>
SELEC	1(20)	Drive Selected. Indicates to the controller that the drive has been selected by DSI.
SK COMP	8(34)	Seek Complete. Goes true when R/W heads have settles on the final track at the end of a seek. There should be no reading or writing when SK COMP is false. SK COMP goes false in three cases:
		a. A recalibration sequence is initiated (by drive logic) at power on because the R/W heads are not over track zero.
		b. Typically, 500 ns after the leading edge of a step pulse or series of step pulses.
		<pre>c. If either +5 V or +12 V    is momentarily lost, but   restored.</pre>
TRK 00	10(34)	Track 0. Indicates that the drive's R/W heads are positioned at track 0, the outermost data track.

Table 4-14 (Continued)

Signal Name	Pin No. <sup>a</sup>	Definition/Function <sup>b</sup>
WR FLT	12(34)	Write Fault. Indicates a condition at the drive that causes improper writing on the disk. When WR FLT is true, further writing and stepping are inhibited at the drive until the condition is corrected. WR FLT cannot be reset by the controller.  WR FLT goes true for any of three conditions:  a. Write current in a head
		without WR GATE active or no write current in head with WR GATE active and Drive Selected (SELEC true).
		<ul> <li>b. Multiple heads selected, no head selected, or heads improperly selected.</li> </ul>
		c. DC voltages grossly out of tolerance.

Table 4-14 (Continued)

Signal Name	Pin No. <sup>a</sup>	Definition/Function <sup>b</sup>
Outputs		
DIR PRCMP	34(34)	Direction (In)-Write Precompensation. This signal defines direction of motion of the R/W head when the STEP line is pulsed. When DIR/PRCMP is false, a STEP pulse causes the R/W heads to move outward or away from the center of the disk. When DIR/PRCMP is true, a STEP pulse causes the R/W heads to move in toward the center of the disk.
		This signal is also used to control write precompensation sation. Precompensation occurs if this line is held true during a write operation.
DS 1	26(34)	Drive Select. When true, DS 1 connects the drive to the control lines.
HS 0 HS 1	14(34) 18(34)	Head Select address. HS 0 and HS 1 provide for selection of an individual read/write head in binary coded sequence (2, 2), where HS 0 (2) is the least significant line. Heads are numbered 0 through 3. Head selection codes are as follows:
		Head HS 1 HS 0 No. (2) (2) 0 H H 1 H L 2 L H 3 L L
		3 L L

Table 4-14 (Continued)

Signal Name	Pin No. <sup>a</sup>	Definition/Function <sup>b</sup>
LOW CUR	2(34)	Low (write) Current. When active together with WR GATE, LOW CUR causes the write circuitry to write on the disk with a lower write current. LOW CUR is set true when writing is to be performed on cylinders 128 through 152 and is set false when writing is to be performed on cylinders 0 through 127.
MFM W+ MFM W-	13(20) 14(20)	MFM Write Data. This is the differential write data signal. Transition of the MFM W+ line going more positive than MFM W- causes flux reversal on the track, provided WR GATE is active.
		To ensure data integrity at specified error rates, write data for tracks 64 through 152 is precompensated.
STEP	24(34)	Step. Causes the R/W head to move in the direction defined by DIR/PRCMP.
WR GATE	6(34)	Write Gate. When true, WR GATE enables writing of data on the disk. When false, WR GATE enables both data transfer from the drive and stepping of the R/W head.

## I/O Address Decoder

The I/O Address Decoder, responding to programmed input/output commands from the computer, provides the internal control signals needed to perform the required address decode operations.

The decoder circuit responds to three output commands (BRW low) and eight input commands (BRD low). For each input/output command, the decoder senses the address code on the address lines (A0-2) and produces the required control signal shown in Table 4-15.

# General Control Logic

The General Control Logic consists of a write section, a read section, and a RAM select and write control section. The circuit operates under program control and functions mainly to control the transfer of data among the Controller Buts, RAM, the Parallel-to-Serial Converter, and the Read Data Buffer. It also controls data transfer from the Host Data Receiver to the Controller Bus.

A FORMAT WR or START WR signal from the I/O Address Decoder enables the write section to send out a series of LD WR BYTE signals. Each of these signals loads one data byte from the RAM into the Parallel-to-Serial Converter and causes the RAM Address Counter to increment. The LD WR BYTE signals are generated 8 bittimes apart until the next sector pulse is received from the Sector Pulse Generator. Note that the FORMAT WR command also serves to inhibit the Sector Pulse Generator so that no sector pulses are generated during the time that the data for the controller index marker is being written.

A START SYNC signal from the I/O Address Decoder sets the sync latch in the read section, which provides the EN SYNC signal to enable the Read Data Separator. A START READ command resets the sync latch and enables the read control circuit. After the first nonzero data bit is detected following a sector pulse, the circuit sends a series of control signals (RD DATA TO RAM) to the Read Data Buffer. These signals are generated 8 bit-times apart until the next sector pulse is detected. The control signals transfer the read data bytes from the Read Data Buffer to the RAM.

The purpose of the RAM select and write control section is to provide the timing and control signals (SEL RAM and WR RAM) for writing data into the proper locations in RAM.

Sector Pulse Generator

The Sector Pulse Generator produces the sector pulses that define the sector lengths on the data tracks.

After the circuit receives the INDEX signal from the drive, it waits until the 55H (alternate ones and zeros) pattern of the controller index mark is picked up (see Section 4.2.1). Thereafter, the circuit generates sector pulses. These define the data sectors and terminate the read or write operations initiated under program control in the General Control Logic.

Host Data Receiver And Host Data Driver

The Host Data Receiver and Host Data Driver are each 8-bit registers. The H TO ID signal from the General Control Logic enables the Receiver register to transfer data from the Output Data Bus (I/O 0-7) to the Controller Bus. Similarly, the RD RAM signal from the I/O Address Decoder enables the Driver register to transfer data from the Controller Bus to the Data Bus (I/O 0-7).

Status Register

The Status register holds five bits of drive status information and three bits of controller status information (see Table 3-19). A RD STAT signal from the I/O Address Decoder causes the Status register to transfer its information to the Data Bus (I/O 0-7).

#### RAM And RAM Address Counter

The RAM consists of two lK X 4 memory chips that temporarily store data from the CPU until a write operation can be completed. The RAM also temporarily stores read data from the drive until the CPU is able to receive the read data.

The RAM Address Counter controls the RAM chips so that data bytes are loaded into or read out of successive RAM address locations. The RAM Address Counter is clocked by the SEL RAM signal from the General Control Logic and reset to zero by the CLR ADD signal from the I/O Address Decoder.

#### Drive Control

The Drive Control register holds eight bits of information, which serve as control signals for the disk drive (see Table 3-18). The LD CONT signal from the I/O Address Decoder enables the Drive Control register to send the control signals to the drive.

#### Parallel-to-Serial Converter

The Parallel-to-Serial Converter is loaded with a write byte from the RAM in one bit-time by the LD WR BYTE signal from the General Control Logic. The eight bits are then read out serially from the Shift register through the Write Precomp, clocked by the 5 MHz clock.

## Write and Clock Circuit

The main function of the Write and Clock circuit is to encode the serial bit write data from the Parallel/Serial Converter into the proper MFM signals for recording on the disk. The MFM signal consists of a serial pattern of data and clock pulses. Another function of the circuit is to provide the necessary write precompensation for the MRM signal; that is, to adjust the timing of the write data and clock pulses in accordance with a predetermined pattern. This is necessary to counteract the tendency of adjacent recorded pulses to affect each other, producing peak shifting, as a result of magnetic flux interaction.

The Write and Clock circuit also generates the basic 5 MHz clock frequency. This clock produces the recorded clock pulses and clocks the serial write data bits from the Parallel-to-Serial Converter into the Shift register. The 5 MHz clock is also used as a time base for the Sector Pulse Generator.

## Read Data Separator

The main function of the Read Data Separator is to decode the MFM read signal from the drive into the serial bit data pulses for the Serial-to-Parallel converter.

When the Read Data Separator is enabled by the EN SYNC signal from the General Control Logic, the read data pulses coming from the drive lock the separator circuit into synchronization with the read data. Under these conditions, the circuit separates the data pulses from the clock pulses in the MFM read signal and sends the serial bit data pulses to the Serial-to-Parallel Converter.

Serial-to-Parallel Converter and Read Data Buffer

The Serial-to-Parallel (S/P) Converter receives serial read data from the Read Data Separator. When the eight bits making up a read byte have been entered, the entire byte is transferred as eight parallel bits into the Read Data Buffer. The buffer holds the byte until the RAM is ready to receive it, at which time the RD DATA TO RAM signal from the General Control Logic transfers the byte into the RAM.

## 4.2.3 Hard Disk Drive

The HD-5 disk drive consists of two 5-1/4 inch magnetic disks, a spindle drive motor, four read/write heads, a track positioning actuator, an air filtration system, and read/write and control electronics. These components perform the following functions;

- Interpret and generate control signals
- Position the heads over the desired track
- Read and write data
- Provide a contaminant-free environment

The electronic circuitry resides on two printed circuit boards. The primary board, to which power, control, and data signal lines are connected, includes the following circuits:

- Index detection circuit
- Head position/actuator circuit
- Read/write circuits
- Drive speed sense circuit
- Head select circuit
- Write fault detection circuit
- Stepper motor drive circuit
- Drive select circuit
- Track zero detector circuit

The second PC board provides power and speed control to the spindle drive motor. This second board is mounted to the base plate under the primary board and derives its power from the primary board.

The recording medium consists of a thin, lubricated magnetic oxide coating on a 130-mm diameter aluminum substrate.

Data on each of the drive's four disk surfaces is read by one read/write head; each head accesses 153 tracks.

During power-up, +12 VDC is applied to start the spindle drive motor. After approximately 15 seconds, the heads are automatically repositioned to track 0. This repositioning requires that the STEP input signal to the drive be inactive (false). The TRK 00, SK COMP, and RDY signals to the controller become true simultaneously. The drive will not respond to read, write or seek commands until RDY becomes true.

The drive is selected when the drive select line (DS 1) is activated, at which time the drive's output signals are gated to the controller. Note that the DS 1 line is always activated by the controller.

Read/write head positioning is accomplished by:

- a. The drive's being in the ready conditionwith SK COMP true,
- b. Selecting the appropriate direction,
- c. Pulsing the STEP line.

Each step pulse causes the heads to move either one track in or one track out, depending on the level of the DIR/PRCMP line. A DIR/PRCMP true level causes the heads to move inward toward the spindle; a false level causes the heads to move outward toward track 0.

To select any one of the drive's four heads, the head's binary address is placed on the HS 0 and HS 1 lines (see Table 4-14).

Reading data from the disk is accomplished by:

- a. Having a true level on the drive RDY line,
- b. Selecting the appropriate head.

Writing data onto the disk is accomplished by:


- a. Having a true level on the head RDY line,
- b. Selecting the proper head,
- c. Having no write fault condition (WR FLT high),
- d. Activating the WR GATE line and placing data on the MFM W +/- lines.

# 4.3 SIO BOARD

The SIO (Serial Input/Output) Board interfaces the Main PC Board with serial printers and communication links. The board's serial interface can be configured to support the RS232 standard or current loop operation. A block diagram of the SIO Board is shown in Figure 4-14.

The SIO Board supports either synchronous or asynchronous operation. It is initially configured as an asynchronous modem. Pin assignments for asynchronous operation are shown in Figure 4-15. Pin assignments for synchronous operation are shown in Figure 4-16.

The heart of the SIO board is the 8251 USART. Refer to the manufacturer's data sheet in Appendix H for information concerning this integrated circuit.




The Main Board Interface responds to I/O instructions from the Main PC Board. All but one of these instruction are listed in Table 4-15. The unlisted instruction is directed to the I/O board connector rather than the SIO board. It requests that the board in that connector place its board ID code on the IOD bus. When this instruction is active, the ID REQ signal goes low. The ID code for the SIO Board is F7H.

The Interrupt Mask is a 4-bit register contained in the Main Board Interface. It determines the conditions under which a maskable interrupt is sent to the Main PC Board. Each bit of the register is associated with an output bit of the USART. When the mask bit is a one and the associated USART signal is true, the interrupt is generated. Figure 4-16 shows the format of the register.

The Clock Header is an 8-pin jumper plug which mates with an 8-pin IC (see Figure 3-12) socket on the SIO board. This header is used only for synchronous operation. It allows the receive and transmit clocks to be rerouted so the receive clock originates from the serial device (connector Jl) and the transmit clock is supplied to that device.

The Configuration Header is a 16-pin jumper plug which mates with a 16-pin IC socket on the SIO board. This header allows the interface signals between the USART and the serial device to be wired so as to conform to the requirements of the device.







Table 4-15
SIO Board I/O Instructions

I/O Address (Hexadecimal)	Operation	Description
X0	INPUT	Transfer a data byte from the USART to the Main PC Board.
x0	OUTPUT	Transfer a data byte from the Main PC Board to the USART.
Хl	INPUT	Transfer a status byte from the USART to the Main PC Board.
Хl	OUTPUT	Transfer a control byte from the Main PC Board to the USART.
X8 or X9	OUTPUT	Load the Baud Rate register.
XA or XB	OUTPUT	Load the Interrupt Mask register.

NOTE: The first digit of these I/O addresses selects one of the six I/O board connectors. If the connector is enabled, signal ENA IO is low.

Table 4-16

#### SIO Interrupt Mask Format



The Baud Rate Control section provides two clocks for the USART: the USART clock and the baud clock.

The USART clock is the fixed frequency basic clock signal for the USART. It is produced by dividing the Main PC Board 8MHz clock signal by 4.33.

The baud clock is used by the USART to determine its transmitting and receiving frequency. The baud clock is generated by a combination of the Baud Rate register and a 7-bit counter. The Baud Rate register provides the pre-load value for the low order 8 bits of the counter. The counter clock is developed by dividing the Main PC Board 8MHz clock signal by 13. The USART provides the frequency:


8MHz 13 X 2 X (128 - Baud Rate Register)

#### 4.4 PIO BOARD

The PIO (Parallel Input/Output) Board interfaces the Main PC Board with devices that input or output data in 8-bit parallel form.

A block diagram of the PIO Board is shown in Figure 4-17.

The Control Logic contains a programmable configuration header which allows the PIO Board to adapt to many different I/O devices. The configuration header is a 16-pin jumper plug which mates with a 16-pin IC connector on the PIO Board. The header determines the routing of critical control signals in the Control Logic. Pin assignments are shown in Figure 4-18.



This discussion is based on a PIO Board with a standard configuration header, i.e, one that is wired as shown in Figure 4-19. For other possible configurations, consult the schematic drawings in Appendix I.

The Control Logic responds to I/O instructions from the Main PC Board. All but one of these instruction are listed in Table 4-17. The unlisted instruction is directed to the I/O board connector rather than the PIO board. It requests that the board in that connector place its board ID code on the IOD bus. When this instruction is active, the ID REQ signal goes low. The ID code for the PIO Board is DBH.

The I/O flags are used by the Main PC Board and the I/O device to signal the availability of data. The I/O device sets the Input flag when an input byte has been place on the PI bus. The Main PC Board resets this flag when it inputs the data. Similarly, the Main PC Board resets the Output flag when an output byte has been placed on the PO bus. The I/O device sets the Output flag when it accepts the data.

#### PIO Connector Pin Assignments P1 (LOWER CONNECTOR) - INPUT DATA BIT 7 - INPUT DATA BIT 5 2 GROUND 3 4 - INPUT DATA BIT 2 5 - INPUT DATA BIT 0 - IN STROBE (REFER TO NOTE) 6 7 - INFLAG - IN SPACE (NORMAL FROM Z80 RD) 8 9 - INPUT DATA BIT 6 - INPUT DATA BIT 4 10 - INPUT DATA BIT 3 11 - INPUT DATA BIT 1 12 13 GROUND 14 15 P2 (UPPER CONNECTOR) **OUTPUT DATA BIT 7** - OUTPUT DATA BIT 5 2 3 **GROUND** OUTPUT DATA BIT 2 4 OUTPUT DATA BIT 10 5 **OUTFLAG** 6 7 **OUTALK** (REFER TO NOTE) 8 OUTSTROBE 9 **OUTPUT DATA BIT 6** 10 - OUTPUT DATA BIT 4 11 - OUTPUT DATA BIT 3 12 - OUTPUT DATA BIT 1 13 GROUND 14 15 NOTE: Terminated in 1K OHM to +5 Vdc. Other terminations available on Board (See Schematic) Figure 4-18

Standard PIO Configuration Header





Figure 4-19

Table 4-17
PIO Board I/O Instructions

I/O Address Hexadecimal)	Operation	Description
X0 or X8	INPUT	Input a data byte from the I/O device to the Main PC Board via the PI register.
X0 or X8	ОИТРИТ	Output a data byte from the Main PC Board to the I/O device via the PIO Register and generate OUT STROBE (see Figure 4-20).
X1 or X9	INPUT	Input a status byte from the Control Logic. The format of the Status Byte is shown in Table 4-18.
X2 or XA	OUTPUT	Load the Interrupt Mask register in the Control Logic. The format of this register is shown in Table 4-19.
X3 or XB		Not used.
X4 or XC	INPUT/ OUTPUT	Reset the Output flag.
X5 or XD	INPUT/ OUTPUT	Set the Output flag.
X6 or XE	INPUT/ OUTPUT	Reset the Input flag.
X7 or XF	INPUT/ OUTPUT	Set the Input flag.

NOTE: The first digit of these I/O addresses selects one of the six I/O board connectors. If the connector is enabled, signal  $\overline{\text{ENA I/O}}$  is low.

Table 4-18
PIO Status Byte Format







Table 4-19
PIO Interrupt Mask Format



The ADVANTAGE requires only minimal periodic and preventive maintenance. Periodic maintenance for the ADVANTAGE consists of cleaning the exterior, checking the cabinet for signs of damage or excessive wear, and checking the power supply voltages. The periodic maintenance should be performed according to the schedule in Table 5-1.

Table 5-1

Preventive Maintenance Schedule				
Activity	Schedule *	Comments		
Clean exterior of cabinet	As needed	Dust with a soft cloth. Clean CRT screen with glass cleaner. For persistent dirt use a damp sponge or towel. Do not allow cleaning fluid to drip down into unit.		
Clean printed circuit boards	During drive servicing or as needed	Clean printed circuit boards with compressed air or similar means.		
Check internal connections	During drive servicing	Visually check all interior wires and connectors, making sure connectors are properly seated.		
Run Diagnostic programs	Monthly	The Diagnostic programs may detect the beginning of a maintenance problem before it has become evident to the operator (Refer to Chapter 7).		

<sup>\*</sup> Schedule more often if unit is being used in a dirty environment.

#### 5.1 WEAR AND DAMAGE INSPECTION

To check the ADVANTAGE for damage and wear, proceed as follows:

- 1. Turn off the ADVANTAGE and disconnect the power cord.
- 2. Inspect the ADVANTAGE cabinet for splits, cracks, or other evidence of rough handling.

#### WARNING

Dangerous potentials may exist when power is off because of charges retained by the CRT anode. To avoid injury, always remove power and discharge the CRT circuits to ground before touching them.

- 3. Open the ADVANTAGE cabinet (refer to Section 7.3.1).
- 4. Inspect the Main PCB, I/O boards, and, if an ADVANTAGE HD-5, the Hard Disk Controller board for loose components, burned spots, burned components, and other signs of damage which may lead to early failure of these respective assemblies.
- 5. Inspect chassis wiring and cabling for signs of abrasion, cracks, burn marks and any other signs of damage. Further check for connector-cable junction integrity.
- 6. Inspect the CRT anode lead for cracks or breaks in its insulation or burn marks which indicate areas of high voltage shorts caused by the insulation breaking down. Replace the CRT and Video PC board if necessary.
- 7. Repair or replace any damaged wiring.
- 8. Return the ADVANTAGE to service.

#### 5.2 VOLTAGE CHECKS AND ADJUSTMENT

Out-of-tolerance voltages may indicate either a faulty power supply or a high resistance short in a circuit supplied by the voltage in question. To measure the ADVANTAGE voltages, use a digital voltmeter with a measurement sensitivity and display resolution of +.25%, and proceed as follows:

#### WARNING

Hazardous voltages are exposed in the cabinet at the CRT anode lead and on the video monitor board. Be extremely careful when servicing either the power supply or any area where power terminals are exposed.

- Turn off the ADVANTAGE and disconnect the power cord.
- Open the ADVANTAGE cabinet (refer to Section 7.3.1).
- 3. Re-connect the power cord.
- 4. Turn on the ADVANTAGE and allow it to warm up for approximately 15 minutes to thermally stabilize the VCO circuits.
- 5. Connect a DVM between W9, W10, or W11 (PCB grid location K16) and ground. The DVM should read +5.0 ±0.15 Vdc.
- 6. Connect the DVM between W12 (PCB grid location M10) and ground. The DVM should read +12 ±0.1 Vdc.
- 7. If the +5Vdc and the +12 Vdc are out-of-tolerance, adjust R26 (Main PCB grid location N14) for +12.00 ±0.01 Vdc between W12 or W14 and ground.
- 8. Continue with the procedure to check the control voltage for the voltage controlled oscillator.

#### 5.3 VOLTAGE CONTROLLED OSCILLATOR CHECK AND ADJUSTMENT

Certain timing problems may be related to misadjustment of the control voltage at the input to the voltage controlled oscillator (VCO).

#### NOTE

The VCO control voltage is adjustable (i.e., C38 is adjustable) only on Main PCB revisions J and later. The PCB revision is inked on the rear edge of the board.

- 1. Measure the voltage between (VCO) 1A pin 2 (Main PCB grid location 1A) and ground. The DVM should read  $\pm 2.4~\pm 0.05$  Vdc.
- 2. If the +24 Vdc is out-of-tolerance, adjust C38 (Main PCB grid location 1A) for +2.4 ±05 Vdc at VCO 1A pin 2.
- 3. If the out-of-tolerance problem persists, troubleshoot as required (refer to Chapter 7).

Extensive diagnostics are provided for verifying ADVANTAGE operation and locating malfunctioning parts. Diagnostics are provided as follows:

- Mini-Monitor built-in to the ADVANTAGE for lowlevel debugging, with no disk access required. The Mini-Monitor is described in Section 6.1.
- A multi-part Diagnostic Program for testing memories, keyboard, video monitor, and floppy disks on the ADVANTAGE. The diagnostic program is provided on the Demonstration/Diagnostic Diskette supplied with the ADVANTAGE computer. The diagnostic program is described in Section 6.2.
- A Hard Disk Diagnostic Program is supplied on the Hard Disk Supplement Diskette for HD-5 units. This diagnostic is described in Section 6.3.

This chapter describes operation of the diagnostics. Using the diagnostics as part of the troubleshooting procedure is described in Chapter 7.

## 6.1 THE MINI-MONITOR

The Mini-Monitor is a primitive diagnostic and monitor program located in the Boot PROM. It provides the ability to examine and change individual bytes of RAM, execute single input and output instructions, and jump to a specified memory location.

To enter the Mini-Monitor, after the "LOAD SYSTEM" prompt at startup, press CONTROL-C. When the Mini-Monitor prompt, \*, will appear on the screen, enter your commands (refer to Table 6-1) as desired.

There is practically no error checking of the commands. If a hexadecimal digit is expected but some other character is received, the results are unpredictable. However, CONTROL-C can be used to abort entry of a command before the RETURN key is pressed. The command letters must be given in upper case, only; lower case letters are not recognized.

The Mini-Monitor commands are described in Table 6-1.

Table 6-1 Mini-Monitor Commands

Command	Name	Description	
Dxxxx	DISPLAY	Display contents of address xxxx. When the byte is displayed, type:	
		(space) = Display contents of next address	
		yy = Replace in xxxx and display next byte	
		<return> = Exit from command</return>	
Ixx	INPUT	Read data byte from Port xx and display it.	
Оуухх	OUTPUT	Write data byte yy to Port xx.	
Jxxxx	JUMP	Go to address xxxx. Before jumping, the Mini Monitor loads the address of its re-entry point into the Z80 processor H and L registers.	
Q	QUIT	Exit from Mini-Monitor. A beep sounds and the message 'LOAD SYSTEM' is redisplayed.	
NOTES			

#### NOTES

- xxxx = 4-digit hexadecimal number
  xx = 2-digit hexadecimal number
  yy = 2-digit data byte in hexadecimal
  Control-C can be used to cancel a command if
  entered before <RETURN>.

## 6.2 THE GENERAL DIAGNOSTIC PROGRAMS

The ADVANTAGE diagnostic programs provide tests for the floppy disks, executable memory, video memory, keyboard, monitor of the ADVANTAGE system. These tests are loaded from the Demonstration/Diagnostic Diskette and may be run at three different levels:

- 1. <u>Integrity Test</u>. Automatically performs low level testing when cold starting the system from any ADVANTAGE System Diskette.
- 2. <u>Default Mode</u>. User-level diagnostic. More extensive than the Integrity Test, but requires only minimal operator interaction.
- 3. <u>Single Block Mode</u>. Most detailed diagnostic level level. Provides individual tests of ADVANTAGE subassemblies.

The remainder of this section describes how to run the tests on the Demonstration/Diagnostic Diskette in Single Block mode. Note that the diagnostic programs are self-prompting; this description is included for general reference.

## 6.2.1 Single Block Mode

- 1. Load the Dealer Diagnostic Diskette. The screen will display "North Star Test System - Option Menu" with a version number ending in 'B' and the following menu:
  - [1] Run the Default test
  - [2] Go into Single Block mode
- 2. Press the '2' key to enter Single Block mode. Data is read from the diskette and the screen changes to the format shown in Figure 6-1.
- 3. To select one of the tests, press the corresponding key (1 through 6). A diagnostic monitor loads the selected test. Control is returned to the monitor when the test is completed.

# Single Block Mode - Display Format

North Star Test System - Ver. 1.0-A SINGLE BLOCK MENU

Please make your choice from the following:

- [1] Disk Subsystem Test
- [2] Executable Memory Test[3] Video Memory Test
- [4] SIO Board Test
- [5] Keyboard Test
- [6] Display Monitor Test

Input your desired choice:

Ctl-C to exit

(c) North Star Computers, Inc. 1981

Figure 6-1

# 6.2.2 Floppy Disk Subsystem Test

The Floppy Disk Subsystem Test requires two 'scratch' diskettes, one for each of the two disk drives. They must be in very good condition to ensure the validity of the test. They may be formatted, although this is not required.

#### CAUTION

This test destroys any data that was previously stored on the scratch diskettes.

The diskettes are inserted according to machine prompt. When the test is started, the screen will display a format similar to that shown in Figure 6-2. The test begins immediately and runs continuously on the diskette drive(s), incrementing the pass number, track number, etc. and indicating any errors.

Three passes represent a complete test. To terminate the test, press CONTROL-C and the display returns to the Single Block Menu.

# Floppy Disk Subsystem Test - Display Format

NORTH STAR TEST SYSTEM - VER. 1.0-B

MODE: Single Block

BLOCK: Disk Subsystem SECT: Verify

Continuous

PASS: 1
DRIVE: 2
TRACK: 12
SIDE: 1
FUNCTION: READ
PATTERN: 95H

Unit 1: CRC: 0 Verify Comp: 0 Index Pulse: 0 Wrt Prot:0 Seek: 0 Sync Byte: 0 Read: 0 Status: Passing

Unit 2: CRC: 0 Verify Comp: 0 Index Pulse: 0 Wrt Prot: 0 Seek: 0 Sync Byte: 0 Read: 0 Status: Passing

Ctl-C to exit

(c) NorthStar Computers Inc. 1981

Figure 6-2.

### 6.2.3 Executable Memory Test

This test exercises the Executable Memory (Main RAM) by writing various test patterns, reading them back and checking for discrepancies. This not only tests for failures of individual bits, but checks for cross-talk between the address bits and the data bits. In addition, the memory is tested for its ability to contain a running program.

The test is composed of six sections. The first five sections are identical, except that each of these uses a different test pattern. The sixth section verifies that instructions can be executed from the portion of memory under test.

When the Executable Memory Test is loaded, the screen displays a format similar to Figure 6-3. The pattern of Ms and \*s in the center of the screen represents the total area of Main RAM (64K). Each vertical column of single characters represents a lK portion of the memory, starting with the lowest portion on the left (physical address 0000H) and going in ascending order to the highest portion on the right (physical address 0FFFH). The horizontal rows of characters each represent a different bit in the memory, starting with bit zero on the top, and going down in order to bit 7 on the bottom.

The portions of memory marked by Ms are tested by the program. The portions marked by \*s are not tested, as they are needed to store the GDOS program, the test program, and various parameter fields.

As the test is runs, the display indicates which section of the test is currently being executed. During section 6, a row of characters is displayed across the bottom half of the screen, one character at a time, from lett to right. Each new character marks the current 1K portion of memory that is being tested. Each time section 6 is completed, the pass counter is incremented. The counter advances thusly: AA, AB, AC, etc.

# Executable Memory Test - Display Format

NORTH STAR TEST SYSTEM - VER. 1.0 - B

MODE: Single Block Continuous BLOCK: Executable Memory PASS: AA

RAM MATRIX

CTL-C to exit


(c) NorthStar Computers Inc. 1981

Figure 6-3.

If a failure occurs, and the program does not jump sequence, a question mark (?) replaces one of the Ms in the displayed RAM MATRIX, and a exclamation mark (!) is displayed next to the pass count.

Figure 6-4 can be used to find the PC board location of the failing RAM chip. First, note the position of the (?) in the display. Then, read the coordinates of that position from the figure. These coordinates indicate the PC board location of the RAM chip. Figure 6-4 indicates a bad chip at board location J7.

The Executable Memory Test runs continuously, completing a pass approximately every four minutes. To exit from the test and return to the diagnostic monitor, press CONTROL-C.




#### 6.2.4 Video Memory Test

The Video Memory Test exercises the portion of memory (Video RAM) that provides data for the video screen. It operates as described above for the Executable Memory Test, with the following exceptions:

- 1. There is no section 6 (Instruction Fetch Test), since instructions are never fetched from the Video RAM.
- 2. The test patterns used to exercise the memory are displayed on the screen. They move across the screen from left to right as the testing proceeds.
- 3. The 'RAM MATRIX" displayed in the center of the screen is 20 columns wide instead of 64.

If an error occurs, a question mark replaces one of the Ms in the displayed RAM MATRIX. Figure 6-5 may be used to locate the defective RAM chip. The figure indicates a bad chip at board location 5K.



#### 6.2.5 SIO Board Test

The SIO Test Diagnostic checks for the presence of an SIO Board and performs rudimentary testing. Before running this diagnostic, connect a special test plug to the RS-232 connector of the SIO Board. This connector is located on the rear panel of the ADVANTAGE. The test plug can be made with a male RS-232 connector as follows:

Connect: pin 2 to pin 3 (RxD to TxD) pin 4 to pin 5 (DSR to DTR) pin 8 to pin 20 (CTS low)

A sample display is shown in Figure 6-6, indicating one SIO Board in connector J5.

SIO Board Test - Display Format

NO SIO BOARD IN SLOT 6
TESTING SIO BOARD IN SLOT 5
BOARD PASSED AT 9600 BAUD
NO SIO BOARD IN SLOT 4
NO SIO BOARD IN SLOT 3
NO SIO BOARD IN SLOT 2
NO SIO BOARD IN SLOT 1
I'm done now!

Type any character to continue.

Figure 6-6.

## 6.2.6 Keyboard Test

The Keyboard Test confirms the operation of every function of the keyboard: that the scan lines are functional; that there is no cross-talk and that N-key rollover is operational; that the auto repeat function is in working order; that all the shift modes scan properly; that the ALL CAPS and CURSOR LOCK lights work correctly. If desired, the Keyboard Test can test every character code which can be generated.

The Keyboard Test is divided into modules, which are in turn divided into sections (see Figure 6-7). The modules and sections are normally executed in the order shown in the figure by following video prompts. However, it is possible to jump to other areas of the test from any given section, as shown by the arrows leaving the '3rd Row' segment of module 'CASE III". This option is discussed in a later section titled 'Changing Sequence'.




Figure 6-7

A description of the modules in the Keyboard Test is given below:

#### A. Case I - Lower Case

The Case I through Case VII modules verify correct ASCII coding from the keyboard. The Case I module takes three to six minutes, depending on the speed of the operator.

Specified keys are pressed in a left-to-right sequence, one row at a time, and the characters are echoed on the screen. The abbreviation codes used to represent the characters on the screen are listed in Table 6-2. The Case I module requires the entry of four rows of keys.

The easiest way to input a line of keys is to glide the finger across the keytops from left to right for the designated row. Be sure to include the first indicated key, be it "l", "ESC", etc.

There is a short beep after each line has been entered correctly and its codes verified. If there is an error, a longer beep sounds. This usually indicates that one or more keys in the row was hit incorrectly; a question mark is displayed under the incorrect key entry on the screen display. The Keyboard Test allows three chances to input a row correctly. Then it logs the error, which appears in the summary display at the end of the test, and proceeds to the next row. You cannot correct an error when keying in a row. Quickly finish the row with dummy entries (e.g., spaces) and re-enter the line on the next try. If this was the last try, go to the beginning of the section and try again.

Table 6-2

Keyboard Test - Abbreviation Codes		
Code	Description	
2	Lower case 2 on the typewriter keyboard	
@	Upper case 2 on the typewriter keyboard. (The SHIFT key is pressed with the 2 key.)	
^2	Control 2 on the typewriter keyboard. (The CONTROL key is pressed with the 2 key.	
^@	Control SHIFT 2 on the typewriter keyboard. (The CONTROL and SHIFT keys are pressed with the 2 key.)	
12	CMND-2 on the typewriter keyboard. (The CMND key is pressed with the 2 key.) Lower case 2 on the numeric pad.	
N2	Upper case 2 on the numeric pad. (The SHIFT key is pressed with the 2 key.)	
^n2	Control 2 on the numeric pad. (The CONTROL key is pressed with the 2 key.)	
In2	CMND-2, on the numeric pad. (The CMND key is pressed with the 2 key.)	
<x]< td=""><td>Delete key</td></x]<>	Delete key	
ESC	ESCAPE key	
TAB	TAB key	
RET	RETURN key	
ENT	ENTER KEY	
SP	Space bar	

# B. Case II - Upper Case

This is the same as Case I, except that the SHIFT key is held down while the other keys are entered.

# C. Case III - Control, Lower Case

This is the same as Case I, except that the CONTROL key is held down while the other keys are entered.

## D. Case IV - Control, Upper Case

This is the same as Case I, except that the CONTROL and SHIFT keys are held down while the other keys are entered.

E. Case V - Command

This is the same as Case I, except that the CMND key is held down while the other keys are entered.

F. Case VI - All Caps

This module requires that the operator verify the correct operation of the ALL CAPS light and key in two rows for code verification.

G. Case VII - Cursor Lock

This module requires that the operator verify the correct operation of the CURSOR LOCK light and key in two rows on the numeric key pad for code verification.

H. N-Key Rollover

This module checks for interference between keyboard signals when multiple keys are pressed. The module is summarized in Figure 6-8. The test procedure is given below:

1. Four keys must be held down with the left hand while pressing a sequence of keys with the right hand. First, starting with the little finger of the left hand, press and hold down the "2" on the main keyboard, then with the next finger press and hold down the "E", and so forth with the "F" and "B" keys. The display will show a repeating sequence of:

BBBBBBBBBBB...

2. While keeping the '2EFB' keys pressed, with the right hand press the RETURN key several times until blanks are printed on the screen:

(spaces)...

- 3. While still keeping the '2EFB' keys pressed, with the right hand press these four keys on the main keyboard once each, releasing each in turn: nine "9", oh "o", el "1" and RETURN.
- 4. Repeat steps 1, 2, and 3 except that four keys on the numeric pad must be held down with the right hand while pressing a sequence of keys with the left hand. Starting with the index finger of the right hand, press the "7", "5", and "3" keys, then with the thumb press the zero "0" key--all on the numeric pad. The display will show a repeating sequence of:

000000000...

5. While pressing the '7530' keys, with the left hand press the RETURN key several times until blanks are indicated on the screen:

(spaces)...


6. While still pressing the '7530' keys, press and release each of these four keys with the left hand: nine "9", oh "o", el "l" and RETURN.

Each of the two parts (main keyboard test and numeric pad test) may be repeated up to three times if errors were made in performing the test. If the test was performed successfully, the following message is printed:

N-KEY ROLLOVER Passed

#### I. Auto Repeat

Press and hold down any key, as instructed by the video prompts. There are three tries to perform this function.



### J. Test Summary

On completion of the auto repeat module, a summary of the Keyboard Test Diagnostic is displayed. A sample display is shown in Figure 6-9. This display consists of a matrix that represents the main keyboard and numeric pad with a "status matrix" to the right indicating which cases were tested for which rows (the \*s show what was tested.)

The keyboard matrix is composed of squares representing individual keys. The squares enclose either a question mark ("?") or a number. The question mark means that that key was never tested for any case. The numbers indicate the number of errors received at each key for the cases indicated on the status matrix to the right. They should all be zeroes for a good keyboard.

If there are any errors, a message is printed in the summary directly after the keyboard matrix, and the suspect keys are shown in the matrix itself. Errors are also announced during the test procedure.

```
Keyboard Test Summary
[0] [0] [0]
                                                                                      |*|*|*|*|*|
                                                                  [0] [0] [0] [0]
        [0] [0] [0] [0] [0] [0] [0] [0] [0] [0]
                                                                 [ 0 ] [0] [ 0 ] |*|-|-|-|
Notes on the Keyboard Summary:
       [0] : Means that there is nothing wrong
[n] : Indicates that n tests failed at this key
[?] : Indicates that this key was not tested
                                                                     Lower case
                                                                     Upper case
                                                                     Control case
Shifted Ctl case
ALL-CAPS Feature Test-
      Passed
                                                                     Command case
N-Key rollover Test -
                                                                     |*! = case was tested
      Passed
                                                                     i-i = case wasn't tested
Automatic Repeat Feature / Buffer-Full Flag Test -
KEYBOARD PASSED THIS SUBSET OF THE EXHAUSTIVE TEST
Type any character to continue.
                                       Figure 6-9.
```

#### K. Changing Sequence

Instead of executing the sections of the Keyboard Test in their normal sequence, it is possible to execute only the desired sections (or modules) in any sequence. Table 6-3 illustrates the possible moves that can be made from any given section. They are:

- Skip to previous module (in this case, the 'Case II' module, section 'lst Row').
- 2. Repeat current module.
- 3. Skip to previous section.
- 4. Repeat current section.
- 5. Skip to next section.
- 6. Skip to next module.
- 7. Skip to Test Summary.

In order to perform any of these moves, the Keyboard Test must be waiting for the first response to any test for that section.) At this point, when the CONTROL - C or 'lett arrow' is entered, control returns to the Shell Monitor, and any of the control keys listed in Table 6-3 may be entered to perform the desired move. Note that return may be easily made to the Single Block Menu by pressing CONTROL - C twice, then pressing any other key.


Table 6-3

Keyboard Test Control Keys					
DESIRED MOVE	KEY(S)	ALTERNATE KEY(S)			
Return to Shell Monitor	CONTROL-C	<pre>← or Shifted ← (row section only)</pre>			
AFTER RETURNING TO SHELL MONITOR					
Repeat current module Skip to previous section Repeat current section	Unshifted → Unshifted ↓ Shifted ↓	S R			

## 6.2.7 Display Monitor Test

The Display Monitor Diagnostic Test is used primarily to check resolution, screen rippling, blooming and distortion of the screen or characters.

This test places a pattern on the screen along with some text (see Figure 6-10 for text). It then performs a series of disk accesses to instigate screen rippling (if any), after which it reverses the screen five times to bring out blooming (if any). This pattern is repeated continuously until the operator terminates the test.



## 6.3 HARD DISK DIAGNOSTIC PROCEDURES

The Hard Disk Supplement Diskette contains three diagnostic programs. Each level tests the hard disk drive and media services.

The Level 1 test performs a test that is not destructive to data stored on the hard disk. The Level 2 and Level 3 tests each perform head position and media read and write checks that are destructive to data. The tests performed by the Level 2 and Level 3 tests are identical; the tests differ only in that the Level 2 test runs automatically after initialization and the Level 3 test interacts with the technician. For this reason, the procedures presented here are for the Level 3 diagnostic test.

Hard disk problems may be catagorized as intermittent faults and hard or catastrophic failures. Use the Level 3 diagnostic program (on the Hard Disk Supplement Diskette) to troubleshoot intermittent disk faults. Catastrophic failures require more rudimentary troubleshooting. This section presents the procedure for running the Level 3 diagnostic program. Refer to Chapter 7 for isolating the cause of a hard disk hardware failure.

The Level 3 Diagnostic program is an operational test for the hard disk drive and controller. It formats the disk platters, tests the hard disk media surfaces for data reads and writes, and locates bad spots on the media surfaces. The diagnostic also tests the electromechanical operation of the disk drive heads and head servo mechanism.

Run the Level 3 Diagnostic when ADVANTAGE problem symptoms indicate hard disk drive-related intermittent faults or the ADVANTAGE fails the Level 1 diagnostic. The diagnostic is interactive and requires Y or N and number (i.e., quantity) responses to prompts. Responses may be entered in upper or lower case (e.g., N or n). Press RETURN only when prompted or to enter number responses.

To run the Level 3 Diagnostic program, proceed as follows:

#### CAUTION

The Level 3 Diagnostic program reformats all four hard disk surfaces. THIS PROCESS IS DESTRUCTIVE TO DATA. Backup all hard disk files before proceeding.

 Open the diskette drive door and remove any diskette.

#### CAUTION

Partial erasure of a diskette with a resulting loss of data may occur if the ADVANTAGE is powered on with a diskette installed in a drive.

- 2. Turn on ADVANTAGE power.
- 3. Insert a Hard Disk Supplement Diskette in Drive 1.
- 4. If the prompt "LOAD SYSTEM" is not displayed on the screen, reset the ADVANTAGE, using either the rear panel Reset Switch or the keyboard reset sequence.
- 5. When the prompt "LOAD SYSTEM" appears on the screen, press RETURN to load hard disk diagnostics.
- 6. If possible, backup all hard disk files/accounts to prevent loss when the Level 3 Diagnostic is started (Hard Disk Supplement Main Menu selection 4 -- refer to the Hard Disk Supplement Guide.
- 7. When backup is complete, select the Level 2 Diagnostic program.

#### NOTE

Once the hard disk initialization process is started, it may be aborted only by a system reset.

# 8. After the message

\*\*\*\*WARNING\*\*\*\* Level 3 test...
PROCEEDING WITH THIS TEST WILL DESTROY ALL EXISTING DATA ON THE DISK
Press RETURN to proceed or ESC to abort

appears on the screen, press RETURN to start the initialization process. Press ESC to stop (abort) the process and return to the menu.

9. After pressing a RETURN is entered in response to the above prompt, the program asks

# DISK TO BE FORMATTED (Y/N)?

will appear on the screen. Respond with Y if the ADVANTAGE failed the Level 1 diagnostic test because of Bad Spot Table inconsistencies or conflicts.

### NOTE

Once started, formatting cannot be aborted by pressing ESC.

10. When formatting is complete, the program prompts
 with:

CURRENT BAD SPOT TABLE CYLINDER:

HEAD:

| | | | TNDED

CYLINDER:

**HEAD:** 

ENTER ADDITIONAL BAD SPOTS (Y/N)?

Respond with Y if bad spots are known to exist (e.g., from the Bad Spot Table sticker on the ADVANTAGE rear panel).

11. If the response is Y, the program will prompt for the cylinder then head number. Once all known bad spots are entered, press RETURN to terminate bad spot entry. The program then prompts with:

Press RETURN to accept or ESC to reject BAD SPOT TABLE

If ESC is pressed, the program re-starts the bad spot entry sequence by repeating the prompt.

ENTER ADDITIONAL BAD SPOTS (Y/N)?

12. If RETURN is pressed to accept the bad spot table, the program asks:

HALT IF ERRORS DETECTED (Y/N)?

Responding with Y halts the diagnostic program when it encounters an error or fault. Responding with N allows the program to send the error report to either the screen or to a printer I/O port (the program asks where to send error reports and messages -- refer to step 16 below).

13. After a Y or N entry for above, the program asks:

REPEAT TEST CONTINUOUSLY (Y/N)?

A Y response will cause the Level 3 diagnostic program to continuously re-run (except the formatting sequence) each time it completes. When it repeats the program does not prompt for test setup parameters; rather it repeats the test sequences using the parameters entered initially.

14. After a Y or N entry, the program asks:

RUN TEST ON BAD SPOTS (Y/N)?

Respond with Y if intermittent bad spots have occurred during normal operation.

15. After either response, the program prompts with:

TYPE THE NUMBER OF ITERATIONS FOR EACH TEST SECTION

followed by each of the following. Enter the number of times each test is to be run, followed by a carriage return.

PATTERN READ/WRITE (6 minutes each): SERVO HARMONIC TEST (4 minutes each): SERVO RANDOM TEST (17 minutes each):

The Pattern Read/Write test writes a predetermined bit-pattern to disk, then reads it back off again and checks for errors.

The Servo Harmonic test moves the drive heads to the center cylinder, then progressively moves them a track at a time inward, then from the center cylinder. For example, the test starts at center (C), then moves C+1, then C-1, C+2, C-2, C+3, C-3, etc., until all the heads are servoing between the innermost cylinder and the outermost cylinder.

The Servo Random test moves the heads randomly to different cylinders. The program uses a random number generation algorithm to determine each successive cylinder for head movement.

16. After entry of the desired iterations for the Servo Random test, the program asks:

OUTPUT TO CONSOLE (0) OR PRINTER (1)?

Enter 0 or 1 as desired for message output to the screen or printer.

#### NOTE

If the Level 3 diagnostic is to be run for a long period of time (e.g., overnight), message output to a printer is recommended to retain a hard copy of the test results (messages scrolled off the ADVANTAGE screen are lost).

17. After a 0 or 1 entry, the program prompts:

Press RETURN to start test

18. After RETURN is pressed, the program sends the message:

CONTROL-C CAN BE USED TO INTERRUPT TEST (EXCEPT WHILE FORMATTING)

SPACE BAR CAN BE USED TO PAUSE DURING ERROR MESSAGE PRINTOUT

The program then sends the following message and prints dots (.) to indicate test progress:

Testing reserved track (CYL 152, HEAD 3)

Reserved track passed

If CONTROL-C is pressed to interrupt the program, it sends the message:

Press SPACE to continue -

and, if the space bar is pressed, the program follows with:

- Program continuing

At program completion, it sends the following messages to the screen (or printer if selected above):

**SUMMARY TOTALS:** 

SECTORS WRITTEN SECTORS READ xxxxx+yy xxxxx+yy

SEEK ERRORS HDCOM ERRORS

WRITING BAD SPOT TABLE TO DISK
NO BAD SPOTS (or follows with cylinder and head numbers)

Creating directory at sector 128 Creating System Account Initialization complete Press RETURN

Pressing RETURN at test completion returns the program to the main menu. xxxxx+yy indicates a floating point number followed by an exponent. Seek Errors indicate the number of times an error occured during a head seek operation; HDCOM errors indicate the number of times errors occured during low-level controller communications with the drive heads.

If CONTROL-C is pressed to interrupt the diagnostic test, the program sends the above message from "SUMMARY TOTALS" through "HDCOM ERRORS" to the screen, followed by:

### CONTINUE TEST (Y/N)?

Selecting N terminates the program, causing it to send the remainder of the completion messages (above) to the screen (or printer).

This chapter contains instructions for troubleshooting and isolating ADVANTAGE faults to the field replaceable unit level. It also provides procedures for subassembly removal and installation.

#### TOOLS AND TEST EQUIPMENT 7.1

The ADVANTAGE requires only standard tools and test equipment for field servicing and repair. The following items are needed:

- Phillips screwdriver, #1 (blade length, 4" max.)
- Flat blade screwdriver (1/4" tip, blade length, 4" max.)
- Flat blade (3/16" tip) screwdriver
- Flat blade insulated tuning wand (6" long hex tip 0.10" tip)
- 1/4" nut driver
- Beckman 3010 Digital Multimeter (or equivalent DVM accurate to plus or minus 0.25%)
- Sott bristle brush
- Safety goggles 3 feet of 20 AWG connecting wire
- Insulated grounding probe
- Logic Clip

### 7.2 TROUBLESHOOTING PROCEDURES

Run the Mini Monitor general diagnostic and the dedicated diagnostics, and use the troubleshooting chart (Figure 7-1) to help isolate the fault to a subassembly that can be replaced.


# 7.2.1 Troubleshooting Chart

The troubleshooting chart is a typical flow chart with process and decision blocks. Rectangular blocks indicate a manual process and decision blocks question whether a particular operational process has occurred.

NOTE

ALWAYS check power supply voltages FIRST.

# ADVANTAGE Troubleshooting Chart START **TURN** POWER ON **HEAR** BEEP WAIT 30 SEC. **COMMENTS** Message consists of the words "LOAD SYSTEM" accompanied by a cursor. MESSAGE **APPEARS** The rest of the screen is LOAD "DEALER DIAGNOSTIC DISKETTE" INTO DRIVE 1 Instructions for loading **BOOTSTRAP** diskettes and bootstrapping DISKETTE are in Section 2.2. Bootstrap is successful if Ν screen message changes to "Integrity Test". BOOTSTRAP Figure 7-1






Table 7-1

Main Board Input Power (J11)			
Pin Number	Description		
1	-23 VDC ± 10%		
2	Not Used		
3	+23 VDC ± 10%		
4	Power/signal ground		
5	Chassis ground		
6	17 VAC ± 10%		

Table 7-2

Main Board Video Interface (J7)		
Pin Number	Description	
1	Power/signal ground	
2-4	Not used.	
5	Power/signal ground	
6	Horizontal sync. Positive going pulses at TTL levels.	
7	+12 VDC ± 10%	
8	<u>Video data</u> at TTL levels. High=light, low=dark.	
9	<u>Vertical sync.</u> Negative going pulses at TTL levels.	
10	Power/signal ground	

Figure 7-1 (Continued)





Figure 7-1 (Continued)






Table 7-3

Main Board - Floppy Disk Power (J10)

Pin Number	Description	
1	+12 VDC + 10%	
2	Ground	
3	Not used	
4	Ground	
5	+5 VDC + 10%	
6	+12 VDC + 10%	
7	Ground	
8	Ground	
9	+5 VDC + 10%	

# 7.2.2 Hard Disk Troubleshooting Procedures

To troubleshoot the hard disk drive system, proceed as follows:


1. With the ADVANTAGE powered up, listen for the sound of the spinning disks to tell whether the drive is running.

#### NOTE


If a scraping sound is heard from the drive, suspect a head crash. In this case, replace the drive.

If the drive is running, go to step 2. If the drive is not running:

a. Check for the presence of +12 VDC on pin 1 of the power supply connector on the drive (see Figure 7-2).



- b. If the +12V level is present and correct, the drive is faulty. If the +12V level is absent or incorrect, check the same voltage at J10 pin 9 on the Main PCB. If the output voltages are correct, the power supply cable is faulty. If the output voltages are absent or incorrect and the power supply input voltages are present, the power supply is faulty.
- 2. If the drive panel light is on, go to step 3. If the light is not on, do the following:
  - a. Check for the presence of +5 VDC on pin 4 of the power supply connector on the drive (see Figure 7-2). If the +5V level is present and correct, go to step 2c. If the voltage is absent or incorrect, go to the next step.
  - b. Check for the presence of +5 VDC from the power supply at J10-5. If the voltage is correct, the power supply cable is faulty. If the output voltage is absent or incorrect and the power supply input voltage is present, the power supply is faulty.
  - c. Remove the drive from the ADVANTAGE as described in Section 7.3.4.
  - d. Place the removed drive on top of the floppy drive, in its normal mounted attitude, and reconnect all the cables to the drive. Turn on power to the ADVANTAGE.
  - e. Check for the presence of the DS 1 (low) signal level at pin 26 of the control cable connector on the controller board (Figure 7-3). If the signal is incorrect, the controller is faulty. If the signal is correct, proceed with step 2f.



- f. Check for the presence of the required DS l signal level at the drive (see Figure 7-2). If the signal at this point is incorrect, the cable is faulty. If the signal is correct, the drive is faulty.
- Load the ADVANTAGE Hard Disk Supplement diagnostic program as described in the Hard Disk Supplement Guide manual, and run the Level 1 test.
- 4. If the Level 1 program cannot be loaded, or if it fails to run,
  - a. Check for the presence of the drive status signals listed in Table 7-4 at the control cable connector on the controller board (see Figure 7-3).

Table 7-4
Driver Status Signals

Pin No.	Signal	Level
8	SK COMP	Low
10	TRK 00	Low
12	WR FLT	High
20	INDEX	Pulsing
22	RDY	Low

If all the signals are correct, the controller is probably faulty. If any signal is incorrect, proceed with step 4b.

- b. Check for the presence of the signals listed in Table 7-4 at the control cable connector on the drive (see Figure 7-2). If all the signals are correct, the cable is faulty. If any signal is incorrect, the drive is faulty.
- 5. If the Level 1 diagnostic program runs and reports errors, replace each of the following components one at a time with a known good spare until the defective component is located:
  - a. Controller board
  - b. Control cable
  - c. Read/write cable
  - d. Disk Drive

# 7.3 ASSEMBLY REPLACEMENT PROCEDURES

### SUMMARY OF SAFETY PRECAUTIONS

This section contains detailed procedures for the removal and replacement of malfunctioning assemblies in the ADVANTAGE. Only trained personnel should service the ADVANTAGE. Review the following safety precautions before attempting any repairs.

#### WARNING

Keep Away From Live Circuits. Observe safety precautions at all times. Very dangerous voltages are exposed in the cabinet. Use extreme caution when servicing either the power supply or any area where power terminals are exposed.

Under certain conditions, dangerous potentials may exist when the power is off because of charges retained by capacitors.

To avoid injury, always remove power by disconnecting the power cord from the back of the unit and discharge a circuit to ground before touching it.

#### WARNING

When the power is off, dangerous potentials may be retained by the CRT anode. To avoid injury, discharge the CRT anodeto ground before unclipping the high voltage lead.

The coating on the inside of CRTs is poisonous. If the CRT breaks, wear heavy rubber gloves or use tongs (or a similar tool) to pick up the broken fragments.

Be extremely careful not to bump the CRT, which is attached to the Cover Assembly. Pay particular attention to this precaution when opening and closing the ADVANTAGE cabinet (Section 7.5.2). Do not hold the CRT by its neck, and handle the CRT with extreme care. If the glass is broken, the CRT may implode.

#### CAUTION

Handle the ADVANTAGE HD-5 with care. Subjecting it to any mechanical shock may cause a hard disk drive head crash which could result in damage to the disk media surface.


7.3.1 Opening and Closing the ADVANTAGE Cabinet

To open the ADVANTAGE cabinet, proceed as follows:


1) Disconnect the AC power source. Turn the Power ON/OFF switch to OFF. Unplug the power cord from the back of the machine.

#### WARNING

DISCONNECT THE AC POWER SOURCE BEFORE PROCEEDING WITH STEP 2.



- 2) Disconnect any I/O cables which may be connected to the rear of the ADVANTAGE cabinet.
- 3) Remove mounting screws. To reach the mounting screws on the bottom of the ADVANTAGE grasp the unit firmly and carefully turn it upside down. Unscrew the four mounting screws near the front of the base (1 through 4 in Figure 7-5). Unscrew the remaining two mounting screws, which are recessed at the back of the unit (5 and 6 in the figure). When the screws are removed, grasp the unit firmly and carefully return it to the upright position.




4) Clear away the area behind the ADVANTAGE cabinet, to provide space for the Cover Assembly (see Figure 7-6).

#### CAUTION

While performing the next 2 steps, do not allow the Cover Assembly to drift too far to the left or right, or damage to the CRT tube socket may result.

- 5) Carefully lift the Cover Assembly straight up to the position shown in Figure 7-6.
- 6) Carefully rotate the Cover Assembly toward the rear, and allow it to rest on its rear surface, with the CRT screen facing up (Figure 7-6).




When the Base Assembly and the Cover Assembly have been separated, the major components of the system are exposed. These components are shown in Figure 7-7.

Inside the Base Assembly are four major components:

- 1. Main PC Board
- 2. Keyboard
- 3. Disk Drive Assembly
- 4. Transformer

The Cover Assembly holds three major components:


- 1. CRT
- 2. Video PC Board
- 3. Fan




# 7.3.2 Removing and Installing the Keyboard

To remove the keyboard, proceed as follows:


- 1) Open the ADVANTAGE cabinet as described in Section 7.3.1.
- 2) Lift the keyboard out of the Base Assembly and place it in front of the Base Assembly as shown in Figures 7-8 and 7-9.






- 3) Disconnect the keyboard cable from J8 on the Main PC Board (see Figure 7-10 or 7-11). To remove the cable, pull straight up on the cable connector.
- 4) Remove the keyboard, which is now free.

To install the keyboard, reverse the above procedure.






# 7.3.3 Removing and Installing the Main PC Board

To remove the Main PC Board, proceed as follows:

- Open the ADVANTAGE cabinet as described in Section 7.3.1.
- 2) Remove the keyboard as described in Section 7.3.2.
- 3) Disconnect the video cable from J7 on the Main PC Board (see Figure 7-10 or 7-11). To remove the cable, pull straight up on the cable connector.
- 4) If any I/O Boards (including the Hard Disk Drive Controller) are installed in the Main PC Board, record their slot positions. When they are reinstalled, they must be returned to these same positions.
- 5) Remove the I/O Boards. For each board, remove the retaining screw (if any). Gently pull board toward the front of the system and upward, removing it from its connector. If the unit is an ADVANTAGE HD-5, lay the hard disk drive cable back over the drive and out of the way.
- 6) Remove the Main PC Board mounting screws. Unscrew the retaining screws located along the front edge of the main PC board (see Figure 7-6).
- 7) Lift up the front edge of the Main PC Board as shown in Figure 7-12A, and pull forward until the rear edge of the PC board is free of the base plate. (The cables along the right-hand edge of the PC board are still connected at this time.)
- 8) Maneuver the Main PC Board into the position shown in Figure 7-12B.
- Remove the connectors from J9 through J11 by pulling them straight up. Do not pull on the wires.
- 10) The main PC Board can now be lifted out of the base plate.




- B. To install the Main PC Board, proceed as follows:
  - 1) Place the Main PC Board in the position shown in Figure 7-12A.
  - 2) Clear away any cables or connectors that may be under the PC board.
  - 3) Slide the rear edge of the Main PC Board under the three tabs at the rear of the base plate.
  - 4) Lower the PC board to the horizontal position.
  - 5) Install the cables in J7 through Jll as shown in Figure 7-10 or 7-11.
  - 6) Install the two Main PC Board mounting screws at the locations shown in Figure 7-5, and tighten the screws.
  - 7) Reinstall the I/O Boards (if any). Insert them into their connectors at the left rear corner of the Main PC Board. These boards must be returned to the same connectors from which they were removed. Reinstall the retaining screws (if any) associated with any of these boards.
  - 8) Install the keyboard as described in Section 7.3.2.
  - 9) Adjust the power supply and clock VCO (refer to Section 5.3.
  - 10) Close the ADVANTAGE cabinet as described in Section 7.3.1.


# 7.3.4 Removing and Installing a Disk Drive

The following steps cover the removal of the upper disk drive, floppy or hard disk. To remove the lower disk drive apply these instructions to the corresponding parts of the lower drive.


- 1) Open the ADVANTAGE cabinet as described in Section 7.3.1.
- 2) Remove the two screws securing the Disk Drive Shield, and remove the shield (see Figure 7-13). Avoid dropping the screws into the base plate, as they may roll under the Main PC Board and be difficult to retrieve.



3) Disconnect the power connector shown in Figure 7-14. Hold onto the edge of the Drive PC Board while pulling down on this connector.



- 4) Disconnect the ribbon cable connector shown in Figure 7-14 by pulling the connector straight off the rear of the drive PC board.
- 5) Remove the drive mounting screws. There are four screws, two at each side, holding the drive to the drive mounting bracket.
- 6) Remove the upper drive by sliding it forward as shown in Figure 7-15.




The installation procedure for either disk drive is essentially the reverse of the procedure given for its removal, except that the position of the drive may have to be adjusted, so that the front panel of the drive mates properly with the front of the cabinet.

## 7.3.5 Removing and Installing the Power Supply Components

This section explains how to remove and install the diode bridge and capacitor located behind and below the disk drives (see Figure 7-16). To remove either of these components proceed as follows:

- 1) Open the ADVANTAGE cabinet as described in Section 7.3.1.
- 2) Remove both disk drives following the procedure described in Section 7.3.4. The drives must be removed to gain access to the mounting bracket for the power supply components.
- 3) From the top of the chassis, remove the two screws which secure the power supply mounting bracket shown in Figure 7-16.
- 4) Remove the wires from the desired component (either the diode bridge or the capacitor), carefully marking their location so that they may be reconnected later.
- 5) Remove the component from its mounting bracket.

To install either of the power supply components, reverse the above procedure. When installing the diode bridge, insure that the (+) and (-) corners of the bridge are positioned as shown in Figure 7-16.



# 7.3.6 Removing and Installing the CRT and Video PC Board

If either the CRT or the Video PC board has failed, both of these assemblies must be replaced as a unit. The CRT and Video PC Board are factory aligned and stocked as matched pairs. Replacing just one assembly may result in a misaligned video display.


#### WARNING


This procedure should be performed only by qualified personnel.

Wear safety glasses or equivalent eye protection when performing this procedure.

Be extremely careful not to strike any object against the CRT, or to put pressure on the neck of the CRT. If the CRT is broken it may implode and create a hazard because of flying glass.

- A. To remove these assemblies proceed as follows:
  - 1) Open the ADVANTAGE cabinet as described in Section 7.3.1. The video components described in this section are shown in Figures 7-17, 7-18 and 7-19.
  - 2) Disconnect the two wires from the fan by grasping the wire terminals and pulling them off as shown in Figure 7-18.






- 3) Disconnect the Video Cable by pulling the cable connector off the Video PC Board (see Figure 7-19).
- 4) On completion of step 3, the Cover Assembly is completely separated from the Base Assembly. Turn the Cover Assembly upside down so that the Video PC Board is in the horizontal position.


#### WARNING

The Cup/Clip connected to the side of the CRT is the high voltage connector, which may carry a potentially fatal charge of 12,000 volts, even with the power turned off. The CRT anode must be discharged before disconnecting the high voltage lead from the CRT.

- 5) Discharge the CRT anode. Connect one end of a well insulated grounding probe to the wire loop on the side of the CRT (see Figure 7-19). Push the other end of the probe down between the side of the CRT and the high voltage connector until the probe touches the metal contact.
- 6) Disconnect the high voltage lead. Peel back the rubber portion of the high voltage connector and observe the two metal contacts underneath. Slide the connector to the side and pull to release the first contact. Slide the connector in the opposite direction to release the second contact.
- 7) Remove the CRT socket cable by pulling the cable connector straight off the end of the CRT neck (see Figure 7-19).




- 8) Disconnect the CRT yoke cable from the Video PC Board by removing the connector attached to the PC board (see Figure 7-19)
- 9) Remove the Video PC Board mounting screws. Unscrew the five retaining screws shown in Figure 7-20.



- 10) Pull the Video PC Board away from the brightness knob, until the brightness knob shaft disengages from the brightness potentiometer (see Figure 7-20).
- 11) The Video PC Board is now completely free and may be lifted out of the Cover Assembly.
- 12) Place the Cover Assembly on the edge of a work bench as shown in Figure 7-21. Use padding on the work bench to prevent the cabinet from being scratched.

- 10) Pull the Video PC Board away from the brightness knob, until the brightness knob shaft disengages from the brightness potentiometer (see Figure 7-20).
- 11) The Video PC Board is now completely free and may be lifted out of the Cover Assembly.
- 12) Place the Cover Assembly on the edge of a work bench as shown in Figure 7-21. Use padding on the work bench to prevent the cabinet from being scratched.



### CAUTION

The following two steps are best performed by two people, one person to steady the Cover Assembly and the other person to remove the CRT.


Handle the CRT yoke with care to avoid breaking the tiny magnets glued to the outside of the yoke. The yoke is shown in Figure 7-19.

### WARNING

Be sure to wear safety glasses or equivalent eye protection when performing this procedure.

Insure that nothing strikes the CRT while it is being removed or placed on a work bench. If the CRT is broken, it may implode and create a hazard because of flying glass.

- 13) Remove the four mounting screws which secure the CRT to the Cover Assembly.
- 14) The CRT is now free, and can be lifted carefully out of the cover.
- B. To install the CRT and Video PC Board, proceed as follows:
  - 1) Place the Cover Assembly on the edge of a work bench as shown in Figure 7-22. Use padding on the work bench to avoid scratching the cabinet.



2) Find four 1/4 inch standoffs in the CRT mounting hardware. Place these standoffs on the four CRT mounting posts (see Figure 7-22).

### CAUTION

The following two steps are best performed by two people, one person to steady the Cover Assembly and the other person to install the CRT.

Handle the CRT yoke with care, to avoid breaking the tiny magnets glued to the outside of the yoke. The yoke is shown in Figure 7-19.

#### WARNING

Be sure to wear safety glasses or equivalent eye protection when performing this procedure.


Insure that nothing strikes the CRT while it is being installed. If the CRT is broken it may implode and create a hazard because of flying glass.

- 3) Carefully place the CRT in the Cover Assembly so that the CRT high voltage connector is on the right hand side and the mounting tabs on the CRT rest on top of the 1/4 inch standoffs.
- 4) Slide a locking washer and a flat washer onto each of the four mounting screws. Drop these screws into the four mounting holes and start the screws by hand.
- 5) Adjust the position of the CRT so that it is centered on the mounting posts.
- 6) Tighten the four CRT mounting screws.
- 7) Rotate the Cover Assembly to the horizontal position, with the CRT facing to the side.
- 8) Lower the Video PC Board into the Cover Assembly and position it as shown in Figure 7-20.
- 9) Position the Video PC Board so that the hole in the brightness potentiometer presses lightly against the shaft of the brightness knob.
- 10) Rotate the brightness knob until the shaft clicks into position in the brightness potentiometer.
- 11) Press the brightness potentiometer and the brightness knob together so that the shaft is fully engaged in the potentiometer.
- 12) Install and tighten the five mounting screws for the Video PC Board (see Figure 7-20).

- 13) Connect the CRT yoke cable (see Figure 7-19). Align pin 1 on the cable connector with pin 1 on the PC board connector, and push the cable connector straight down onto the board.
- 14) Connect the CRT socket cable (See Figure 7-19).
  Align the seven pins on the CRT with the seven holes in the socket and press the socket onto the CRT.
- 15) Connect the high voltage lead (see Figure 7-19). Observe the two metal contacts on the high voltage connector. Hook these contacts into the hole in the side of the CRT, one contact at a time.
- 16) Place the Cover Assembly behind the Base Assembly as shown in Figure 7-6d.
- 17) Install the video cable (see Figure 7-17 and 7-19). Align pin 1 on the cable connector with pin 1 on the PC board connector and push the cable connector straight down onto the board.
- 18) Install the fan cable (see Figure 7-10 and 7-18). Push the cable connectors straight onto the fan terminals.
- 19) Close the ADVANTAGE cabinet by reversing the procedure described in Section 7.3.1.

This appendix contains the following sections:


- 1. KEYBOARD PHYSICAL LAYOUT
- 2. KEYBOARD ASCII CODES BY KEY
- 3. DECIMAL-HEX-BINARY-ASCII CONVERSION TABLE





#### NOTES:

- A DASH (-) IN THE 5th LOCATION MEANS IGNORE CMND KEY IF DEPRESSED. ANYTHING ELSE MEANS IGNORE SHIFT AND/OR CONTROL KEY IF DEPRESSED.
- ONLY THOSE KEYS WITH AN ASTERISK (\*) ARE AFFECTED BY THE ALL CAPS KEY. WHEN ALL CAPS IS OFF THE CODES ARE AS SHOWN. WHEN ALL CAPS IS ON THE "JUST KEY" CODE CHANGES TO THE "SHIFT + KEY" CODE.
- ONLY THOSE KEYS WITH ‡ ARE AFFECTED BY THE CURSOR LOCK KEY.
   WHEN CURSOR LOCK IS OFF THE CODES ARE AS SHOWN.
   WHEN CURSOR LOCK IS ON THE "JUST KEY" CODES CHANGE TO THE "SHIFT + KEY" CODES.

## KEYBOARD PHYSICAL







## PHYSICAL LAYOUT

SED.

**S**SED. **A**PS KEY.

ON

HIFT +

## 2. KEYBOARD ASCII CODES BY KEY

<u>KEY</u>	NORMAL	SHIFT	CONTROL	CONTROL/ SHIFT	CMND
Main K	eyboard:				
Main K TABUCCE TABUCCE 10123456789;=[]ABCDEFGHIJKLMNO	09	0012235535224222522232774424444444444444444	09 0D 18 27 2D 2E 31 33 33 34 35 37 38 38 38 38 30 00 00 00 00 00 00 00 00 00 00 00 00	09 0D 120 23CF 3F 29 20 24 25 28 28 28 7D 00 00 00 00 00 00 00 00 00 00 00 00 00	
P Q R	70 71 72	50 51 52	10 11 12	10 11 12	D0 D1 D2

<u>KEY</u>	NORMAL	SHIFT	CONTROL	CONTROL/ SHIFT	CMND
S	73	53	13	13	D3
${f T}$	74	5 <b>4</b>	14	14	D4
n .	75	55	15	15	D5
V	. 76	5 <b>6</b>	16	16	D6
W	77	57	17	17	D7
X	78	58	18	18	D8
Y	79	59	19	19	D9
Z	7A	5A	1A	1A	DA
1 \	7C	60 50	7C	60	
•	7E	5C	7E	1C	***
<x] Fl</x] 	7 <b>F</b>	7F	7F	7F EA	9B
F2	DB DC	EA EB	DB DC	EB	9C
F3	DD	EC	DD	EC	9D
F 4	DE	ED	DE	ED	9E
F5	DF	EE	DE	EE	9F
F6	E0	EF	E0	EF	A0
F7	El	F0	E1	F0	Al
F8	E2	F1	E2	F1	A2
F9	E3	F2	E3	F2	A3
F10	E4	F3	E4	F3	A4
F11	E5	F4	E5	F4	A5
F12	E6	F5	E6	F5	A6
F13	E7	F6	E7	F6	A7
F14	E8	F7	E8	F7	A8
F15	E9	F8	E9	F8	A9
Numeric	Pad:				
<u>'</u>	2C 2D	AC AD	8C 8F	8C 8F	AB 80

<u>KEY</u>	NORMAL	SHIFT	CONTROL	CONTROL/ SHIFT	<u>CMND</u>
0 1 2 3 4 5 6 7 8	2E 30 31 32 33 34 35 36 37 38 39	AE B0 84 8A 83 88 85 86 87 82	8E 90 B1 B2 B3 B4 B5 B6 B7 B8 B9	8E 90 91 92 93 94 95 96 97 98	81 CO FA FB FC FD BA BB BC BD BE
Enter	0D	8D	9A	9A	AA

NOTE

<sup>\*</sup> Single dash means ignore CMND key if pressed.

## 3. DECIMAL-HEX-BINARY-ASCII CONVERSION TABLE

DECIMAL	<u>HEX</u>	BINARY	<u>ASCII</u>
0	00Н	0000000	CTL @
1	01H	00000001	CTL A
1 2 3 4 5 6 7	02H	00000010	CTL B
3	03Н	00000011	CTL C
4	04H	00000100	CTL D
5	05н	00000101	CTL E
6	06H	00000110	CTL F
	07H	00000111	CTL G
8	08н	00001000	CTL H
9	0 <b>9</b> H	00001001	CTL I, TAB
10	0AH	00001010	CTL J
11	0BH	00001011	CTL K
12	0CH	00001100	CTL L
13	ODH	00001101	CTL M,
			RETURN,
			ENTER
14	0 EH	00001110	CTL N
15	OFH	00001111	CTL O
16	10H	00010000	CTL P
17	11H	00010001	CTL Q
18	12H	00010010	CTL R
19	13H	00010011	CTL S
20	14H	00010100	CTL T
21	15H	00010101	CTL U
22	16H	00010110	CTL V
23	17H	00010111	CTL W
24	18H	00011000	CTL X
25	19н	00011001	CTL Y
26	1AH	00011010	CTL Z
27	1BH	00011011	CTL [,
			ESC
28	1CH	00011100	CTL \
29	1DH	00011101	CTL ]
30	1 EH	00011110	CTL ^
31	1FH	00011111	CTL _

DECIMAL	<u>HEX</u>	BINARY	<u>ASCII</u>
32	20H	00100000	SPACE
33	21H	00100001	1
34	22H	00100010	n
35	23H	00100011	#
36	24H	00100100	; \$
37	25H	00100101	8
38	26H	00100110	&
39	27H	00100111	ĩ
40	28H	00101000	(
41	29H	00101001	j
42	2AH	00101010	*
43	2BH	00101011	+
44	2CH	00101100	
45	2DH	00101101	<u>′</u>
46	2EH	00101110	
47	2FH	00101111	,
48	30H	00110000	Ó
49	31H	00110001	
50	32H	00110010	$\bar{2}$
51	33H	00110011	1 2 3
52	34H	00110100	4
53	35H	00110101	5
54	36H	00110110	6
55	37H	00110111	7
56	38H	00111000	8
57	39H	00111001	9
58	3AH	00111010	:
5 <b>9</b>	3BH	00111011	;
60	3CH	00111100	<
61	3DH	00111101	=
62	3EH	00111110	>
63	3FH	00111111	?
64	40H	01000000	e
65	41H	01000001	Α
66	42H	01000010	В
67	43H	01000011	С
68	44H	01000100	D
69	45H	01000101	E
70	46H	01000110	F
71	47H	01000111	G
72	48H	01001000	H
73	49H	01001001	I
74	4AH	01001010	J
75	4BH	01001011	K
76	4CH	01001100	L
77	4DH	01001101	M
78	<b>4</b> EH	01001110	N
79	4FH	01001111	0

DECIMAL	<u>HEX</u>	BINARY	ASCII
80	50H	01010000	P
81	51H	01010001	Q
82	52H	01010010	Ř
83	53H	01010011	S
84	54H	01010100	${f T}$
85	55H	01010101	Ū
86	5 <b>6</b> H	01010110	V
87	57H	01010111	W
88	58H	01011000	X
89	59H	01011001	Y
90	5 <b>A</b> H	01011010	${f z}$
91	5BH	01011011	]
92	5CH	01011100	<b>\</b>
93	5DH	01011101	1
94	5EH	01011110	^
95	5FH	01011111	<del>-</del>
96	60H	01100000	•
97	61H	01100001	a
98	62H	01100010	b
99	63H	01100011	С
100	64H	01100100	đ
101	65H	01100101	е
102	66H	01100110	f
103	67H	01100111	g
104	68H	01101000	h
105	69H	01101001	i
106	6AH	01101010	j
107	<b>6</b> BH	01101011	k
108	6CH	01101100	1
109	6DH	01101101	m
110	6EH	01101110	n
111	6FH	01101111	0
112	70H	01110000	р
113	71H	01110001	đ
114	72H	01110010	r
115	73H	01110011	S
116	74H	01110100	t
117	75H	01110101	u
118	76H	01110110	V
119	77H	01110111	W
120	78H	01111000	x
121	79H	01111001	У
122	7AH	01111010	Z
123	7BH	01111011	{
124	7CH	01111100	ļ
125	7DH	01111101	}
126	7 EH	01111110	
127	7 <b>F</b> H	01111111	<x ]<="" td=""></x>

DECIMAL	HEX	BINARY	ASCII
128	80н	1000000	CMND - (pad)
129	81H	10000001	CMND . (pad)
130	82H	10000010	1
131	83H	10000011	<u>`</u>
132	84H	10000100	✓
133	85H	10000101	0
134	86H	10000110	<b>→</b>
135	87H	10000111	Κ.
136	88H	10001000	←
137	89H	10001001	<i>&gt;</i>
138	8AH	10001010	i
139	8BH	10001011	•
140	8CH	10001011	CTL , (pad)
141	8DH	10001101	SHIFT ENTER
142	8EH	10001101	CTL . (pad)
143	8FH	10001111	CTL - (pad)
144	90H	100101111	CTL 0 (pad)
145	91H	10010000	CTL &
146	92H	10010001	CTL \$
147	93H	10010010	CTL \
148	94H	10010011	CTL ←
149	95H	10010100	CTL •
	96H	10010101	CTL →
150		10010110	CTL ~
151	97H	10010111	CTL T
152	98H	10011000	CTL >
153	99H	10011001	CTL ENTER
154	9AH	10011010	CMND F1
155	9BH	10011011	CMND F2
156	9CH	10011100	CMND F3
157	9DH	10011101	CMND F4
158	9 E H	10011111	CMND F5
159	9FH	101011111	CMND F6
160	AOH	10100000	CMND F7
161	AlH	10100001	CMND F8
162	A2H	10100010	CMND F9
163	A3H		CMND F10
164	A4H	10100100 10100101	CMND F10
165	A5H		CMND F11
166	A6H	10100110	
167	A7H	10100111	
168	A8H	10101000 10101001	CMND F14 CMND F15
169	А9Н	10101001	
170	AAH		
171	ABH	10101011 10101100	CMND , (pad) SHIFT , (pad)
172	ACH	10101100	·
173	ADH		
174	AEH	10101110	SHIFT . (pad)
175	AFH	10101111	

DECIMAL	HEX	BINARY	<u>ASCII</u>
176	вон	10110000	SHIFT 0 (pad)
177	BlH	10110001	CTL 1 (pad)
178	в2н	10110010	CTL 2 (pad)
179	взн	10110011	CTL 3 (pad)
180	<b>B4H</b>	10110100	CTL 4 (pad)
181	B5H	10110101	CTL 5 (pad)
182	В <b>6</b> Н	10110110	CTL 6 (pad)
183	в7н	10110111	CTL 7 (pad)
184	в8н	10111000	CTL 8 (pad)
185	В <b>9</b> Н	10111001	CTL 9 (pad)
186	BAH	10111010	CMND 5 (pad)
187	BBH	10111011	CMND 6 (pad)
188	BCH	10111100	CMND 7 (pad)
189	BDH	10111101	CMND 8 (pad)
190	BEH	10111110	CMND 9 (pad)
191	BFH	10111111	
192	СОН	11000000	CMND 0 (pad)
193	ClH	11000001	CMND A
194	C2H	11000010	CMND B
195	СЗН	11000011	CMND C
196	C4H	11000100	CMND D
197	C5H	11000101	CMND E
198	C <b>6</b> H	11000110	CMND F
199	С7Н	11000111	CMND G
200	С8Н	11001000	CMND H
201	С9Н	11001001	CMND I
202	CAH	11001010	CMND J
203	CBH	11001011	CMND K
204	CCH	11001100	CMND L
205	CDH	11001101	CMND M
206	CEH	11001110	CMND N
207	CFH	11001111	CMND O
208	D0H	11010000	CMND P
209	DlH	11010001	CMND Q
210	D2H	11010010	CMND R
211	D3H	11010011	CMND S
212	<b>D4</b> H	11010100	CMND T
213	D5H	11010101	CMND U
214	D6H	11010110	CMND V
215	D7H	11010111	CMND W
216	D8H	11011000	CMND X
217	D9H	11011001	CMND Y
218	DAH	11011010	CMND Z
219	DBH	11011011	F1
220	DCH	11011100	F2
221	DDH	11011101	F3
222	DEH	11011110	F4
223	DFH	11011111	F5


DECIMAL	HEX	BINARY	<u>ASCII</u>
224	EOH	11100000	F6
225	ElH	11100001	F7
226	E2H	11100010	F8
227	ЕЗН	11100011	F9
228	E4H	11100100	F10
229	E5H	11100101	Fll
230	E6H	11100110	F12
231	E7H	11100111	F13
232	E8H	11101000	F14
233	E9H	11101001	F15
234	EAH	11101010	SHIFT Fl
235	EBH	11101011	SHIFT F2
236	ECH	11101100	SHIFT F3
237	EDH	11101101	SHIFT F4
238	EEH	11101110	SHIFT F5
239	EFH	11101111	SHIFT F6
240	FOH	11110000	SHIFT F7
241	FlH	11110001	SHIFT F8
242	F2H	11110010	SHIFT F9
243	F3H	11110011	SHIFT F10
244	<b>F4</b> H	11110100	SHIFT Fll
245	F5H	11110101	SHIFT F12
246	F6H	11110110	SHIFT F13
247	F7H	11110111	SHIFT F14
248	F8H	11111000	SHIFT F15
249	F9H	11111001	
250	FAH	11111010	CMND 1 (pad)
251	FBH	11111011	CMND 2 (pad)
252	FCH	11111100	CMND 3 (pad)
253	FDH	11111101	CMND 4 (pad)
254	FEH	11111110	
255	FFH	11111111	(Reserved for
			automatic
			repeat)

This appendix lists all I/O addresses that can be used in Z80 processor INPUT or OUTPUT instructions when programming the ADVANTAGE computer. The addresses are listed in numeric order. More detailed programming information can be found in Chapter 3.


I/O ADDRESS SUMMARY				
Hexadecimal Address	Operation	Description		
00 - OF	INPUT/OUTPUT	Access I/O board in slot 6. The first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.		
10 - 1F	INPUT/OUTPUT	Access I/O board in slot 5. The first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.		
20 - 2F	INPUT/OUTPUT	Access I/O board in slot 4. the first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.		

30 - 3F	INPUT/OUTPUT	Access I/O board in slot 3. The first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.
40 - 4F	INPUT/OUTPUT	Access I/O board in slot 2. The first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.
50 - 5F	INPUT/OUTPUT	Access I/O board in slot 1. The first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.
60	INPUT	Input Main RAM Parity Status byte. The byte format is shown below.
60	OUTPUT	Output Main RAM Parity Control byte. The byte format is shown below.
61 - 6F	INPUT/OUTPUT	Same as I/O address 60.

## MEMORY PARITY STATUS BYTE



## MEMORY PARITY CONTROL BYTE



	<del></del>	
Hexadecimal Address	Operation	Description
70	INPUT only	Input the ID code for board in slot 6. The ID codes are shown below.
71	INPUT only	Input the ID code for board in slot 5. The ID codes are shown below.
72	INPUT only	Input the ID code for board in slot 4. The ID codes are shown below.
73	INPUT only	Input the ID code for board in slot 3. The ID codes are shown below.
74	INPUT only	Input the ID code for board in slot 2. The ID codes are shown below.
75	INPUT only	Input the ID code for board in slot 1. The ID codes are shown below.
76		Unused. Inputting from this address returns all ones.
77		Unused. Inputting from this address returns all ones.
78 - 7D	INPUT only	Same as I/O addresses 70 through 75 respectively.
7E		Unused. Inputting from this address returns all ones.
7F		Unused. Inputting from this address returns all ones.

## ID CODES:


7F - Floating Point Board F7 - SIO Board

BE - Hard Disk Controller Board

DB - PIO Board FF - No board installed.

Hexadecimal Address	Operation	Description
80	INPUT	Input a data byte from the selected disk drive.
80	OUTPUT	Output a data byte to the selected disk drive.
81	TUQNI	Input a sync byte from the selected disk drive.
81	OUTPUT	Load the Drive Control register. The format of the register is shown below.
82	INPUT	Clear Disk Read flag.
82	OUTPUT	Set Disk Read flag.
83	INPUT	Produce a 'beep' sound.
83	OUTPUT	Set Disk Write flag.
84 - 8F		Same as I/O Addresses 80 through 83 respectively.

## DRIVE CONTROL REGISTER




Hexadecimal Address	Operation	Description
90	OUTPUT only	Load Start Scan register. Inputting from this address returns indeterminate data and loads indeterminate data into the Start Scan register.
91 - 9F		Same as I/O address 90.
A0 - A3	OUTPUT only	Memory Mapping registers 0 through 3 respectively. The format of the output byte is shown below. Inputting from any of these addresses returns indeterminate data and loads indeterminate data into the corresponding Memory Mapping register.
A4 - AF		Same as I/O addresses A0 through A3 respectively.

## MAPPING REGISTER OUTPUT BYTE


<b>7</b> □	6	5	4	3	2		$\overset{\mathtt{o}}{\square}$		
0	X	X	X	x	N	N	N	Main RAM page NNN	
1	X	X	X	X	0	0	N	Display RAM, N=0 for page N=1 for page	
1	X	x	X	X	1	X	X	Boot PROM	

Hexadecimal Address	Operation	Description
в0	INPUT/OUTPUT	Clear Display flag. Input- ting from this address returns indeterminate data.
B1 - BF		Same as I/O address BO.
C0 - CF	INPUT/OUTPUT	Clear non-maskable inter- rupt to Z80 processor. Inputting from this address returns indeterminate data.
D0	INPUT only	Input from I/O Status Register 2. The format of this register is shown below.
D1 - DF		Same as I/O address D0
EO	INPUT only	Input from I/O Status Register 1. The format of this register is shown below.
El - EF		Same as I/O address E0.
FO	OUTPUT only	Output to I/O Control Register. The format of this register is shown below. Inputting from this address returns indeterminate data and loads indeterminate data into the I/O Control register.
Fl - FF		Same as I/O address F0.


### I/O STATUS REGISTER 1



### I/O STATUS REGISTER 2



## I/O CONTROL REGISTER



This appendix lists the jumpers on the printed circuit boards that allow the connection of certain signals to be modified. Some signals are open-circuited by removing a jumper plug from the board. Other signals are re-routed by cutting a trace and soldering a wire to the board.

### 1. MAIN PC BOARD JUMPERS

Jumper Number	Board Location	Description
W1	1L	Determines the polarity of the vertical sync pulse going to the Video Monitor. The PC board trace makes the connection for positive sync pulses. The alternate connection produces negative sync pulses.
W2	1L	Determines the polarity of the video data going to the Video Monitor. The PC board trace causes one bits to produce positive data pulses. The alternate connection causes one bits to produce negative data pulses.
w3	1L	Determines the polarity of the horizontal sync pulse going to the Video Monitor. The PC board trace makes the connection for negative sync pulses. The alternate connection produces positive sync pulses.
w4	9E	If parity errors are allowed to generate interrupts (see Section 3.2.2) this jumper determines whether they will be maskable or non-maskable. The PC board trace makes the connection for maskable interrupts. The alternate connection produces non-maskable interrupts.

Jumper Number	Board Location	Description
W5	18C	Determines the type of integrated circuit used for the Auxiliary Processor at board location 18C. The PC board trace is used with an 8035 processor. The alternate connection is used with an 8048 or 8049 processor.
W6	11K	This jumper plug determines the type of integrated circuit used for the Boot PROM at board location llK. The plug isinserted in the position farthest from the PROM if the PROM is a type 2716. The plug is inserted in the position closest to the PROM if it is a type 2732.
W7	17C	This jumper plug is removed for testing purposes. It disconnects the sector pulse signal from the Auxiliary Processor.
w8	170	When this jumper plug is inserted, it allows the simultaneous depression of four keys on the keyboard to generate a non-maskable interrupt (see Section 2.1.4). When the jumper plug is removed, the interrupt is not generated.
W9 W10 W11	16K 16K 16K	These jumper plugs are removed for testing purposes. They disconnect the output of the +5V regulator.
W12	10M	This jumper plug is removed for testing purposes. It disconnects +12V power from the I/O interface connectors.
W13	10M	This jumper plug is removed for testing purposes. It disconnects input power from the -5V regulator.
Wl4	18K	This jumper plug is removed for testing purposes. It disconnects +12V power from the Speaker Circuit and from the Disk Data Separation Circuit.

#### 2. SIO BOARD JUMPERS

JUMPER NUMBER	BOARD LOCATION	DESCRIPTION
Wl	4A	Allows the "buffer full" signal to be wired to one of two pins on the device interface connector (see Section 3.9.7).  The PC board trace is connected to pin 20. The trace may be cut and a wire soldered to change the connection to pin 19.

#### 3. PIO BOARD JUMPERS

JUMPER NUMBER	BOARD LOCATION	DESCRIPTION
J1 J2 J3	3A 3A 3A	These jumpers improve the ground connection to the output device by connecting ground to pins 13,14, and 15 of the output device cable. One or more of these jumpers may be disconnected so that the corresponding pin(s) may be used to supply power to the output device.
J4 J5 J6	3D 3D 3D	These jumpers improve the ground connection to the input device by connecting ground to pins 13,14, and 15 of the input device cable. One or more of these jumpers may be disconnected so that the corresponding pin(s) may be used to supply power to the input device.

#### DISK SUBSYSTEM TEST

CRC Error

Cyclic Redundance check: drive may not be working; media may be bad; possible programming error.

No Index Pulse Error

No index pulses are coming from selected drive.

Read Error

Data read was not as expected: read/write circuitry failure or bad media.

Seek Error

Goes to track and reads data; from data determines that track is wrong. If accompanied by read error, may indicate bad media. Seek stepping motor may be bad. Diskette may be stuck at a single track if usual accessing clicks are not audible.

No Sync Byte Found Error

Errors may indicate improper read, write, or bad media.

Verify Compare Error

Indicates probable write error: write circuitry may be defective, or media may be bad.

Write Protect Error

Write protect switch may be bad.

#### DISPLAY TEST

No error messages - visual assessment only

#### EXECUTABLE MEMORY TEST

Cursor fails to flash approximately every 5 sec

! after PASS counter

? in RAM MATRIX

Test has died at section and pass indicated.

Defective Memory (see below).

Defective Memory. Indicates location of bad RAM chip.

#### KEYBOARD TEST

Long beep - audio message Not to be confused with short beep indicating successful completion of row Defective key or wrong key pressed

? under key entry on screen

Defective key or wrong key pressed. Next to (?) displays actual character entered.

#### SIO TEST

Bad Character

Detected a board in portbut it looks like home is there

SIO board in port won't get ready to receive
at character\_\_\_\_(between
0 and 255)

SIO board in port won't get ready to
transmit at character
\_\_\_\_(between 0 and 255)

There were \_\_\_bad characters (maximum of 255)

Character received does not agree with character transmitted. Insure that SIO is in the standard configuration (see Section 3.9.1)

Another board in machine with wrong address set on it; or possible problem with shorting, or open wires on data bus to that port.

Could be SIO board is bad; USART bad; receive circuitry incorrect; strobe signal bad.

If bad character message also occurs could be bad SIO circuitry, or test jumper wired wrong.

TECHNICAL MANUAL

### VIDEO MEMORY TEST

! after PASS counter

? in RAM MATRIX

Stationary vertical bar

Defective memory (see below).

Defective memory: indicates suspected location of bad

RAM.

Defective memory

### 2Q MAIN PARTS LIST

ITEM			DESCRIPTION	REF
4	58808-01 58808-02	1	SHIPPING KIT ASSY SPEC CONT, BAG PLASTIC CAP, FOAM, R SIDE CAP, FOAM, L SIDE	C 00106-XX B00408
5	00866		GUIDE, INSTALLATION AND UNPACKING	
6	77043	1	CORD, POWER	
7	00401 26024	Ţ	SPEC-AW, SHIPPING CARTON,	
8	26024	1	DOC PKG ASSY	
9			ASSY, SHIPPING, 115 V/60HZ	
10			115 V/60HZ FINAL ASSY	
11			ASSY, SHIPPING 230 V/50HZ	
12	00107-02	T	230 V/50HZ FINAL ASSY	D 00107
13	00107-XX	-	FINAL ASSEMBLY BASE ASSY COVER ASSY	D 00107
14	00371	Ţ	BASE ASSY	
15	00105	Ţ	COVER ASSI	
16	00113	Ţ	SIO PCB ASSY WASHER, FLAT, #10 WASHER, LOCK, SPLIT, #10 SCREW, MACH, PH, X-REC,	BACE TO COVER
17	38065-10	6	WASHER, FLAT, #10	DASE TO COVER
18	38075-10	6	WASHER, LOCK, SPLIT, #10	BASE TO COVER
19	38091-10	6	SCREW, MACH, PH, X-REC,	BASE 10 COVER
			#10-32 X 5/8	
20	00107-01	PBO	115V/60HZ FINAL ASSY	
21	43142	Ţ	PROM, VTIM (60HZ)	
22	68018	2	FUSE, 2A, 20MM X 5MM	300364-03
23			LABEL, POWER RATING (115V, 60HZ)	AUU364-U2
24	00107-02	PBO	230V/50HZ FINAL ASSY	
25	43143	1	PROM, VTIM50 (50HZ)	
26	68019	2	FUSE, 1A, 20MM X 5MM "TIME LAG" LABEL, POWER RATING (230V/50HZ)	-00054 04
27	00364-04	1	LABEL, POWER RATING (230V/50HZ)	A00354-04
28	77046	1	CABLE TIE, 5.5" LONG 40 LB.	
			TEST	
29	00371 00103	1	<u> </u>	D 00371
			BASE SUB-ASSY	
31	49002	2	QUAD DISK DRIVE	
32	00353	1	SHIELD, DISK DRIVE CABLE, DISK DRIVE POWER	
33	00333	1	CABLE, DISK DRIVE POWER	
			CABLE, DISK DRIVE SIGNAL	
35		10	WASHER, #6 FLAT	
36	38036	10	SCREW, #6-32 X 3/8" PHMS,	DRIVES TO BRKT
			X REC, SEMS	SHIELD TO BRKT

#### 2Q MAIN PARTS LIST (continued)

ITEM	P/N	QTY	DESCRIPTION	REF
37	38117	1	GROMMET, CONTINUOUS (7-3/4" LENGTH REQ'D)	BOTTOM & BACK OF DISK DRIVE SHIELD
38	00370	1	SPEC-CONT, FOOT, RUBBER	SIDE OF DRIVE

## HD-5 MAIN PARTS LIST

ITEM	P/N	QTY	DESCRIPTION	REF
39	00396-XX	1	SHIPPING ASSY	D00396
	00866	ī	SPEC-A/W, INSTALLATION &	A 00866
			TINDACUTNO CHILDE	
41	02191	1	DOC PKG, HD-5 CAP, FOAM, R SIDE CAP, FOAM, L SIDE SPEC-A/W, CARTON, SHIPPING BAG, PLASTIC	
42	58808-01	1	CAP, FOAM, R SIDE	
43	58808-02	1	CAP, FOAM, L SIDE	
44	00401	1	SPEC-A/W, CARTON, SHIPPING	
<b>4</b> 5	00408	1	BAG, PLASTIC CORD, POWER 115V/60HZ HD-5 SHIPPING ASSY	
46	77043	1	CORD, POWER	
47	00396-01	PBO	115V/60HZ HD-5 SHIPPING ASSY	- 00007
48	00397-01		115V/6UHZ HD-5 FINAL ASSY	D 00397
49	00396-02	PBO	230V/50HZ HD-5 SHIPPING ASSY	- 00007
				D 00397
51	003 <b>9</b> 7-XX	1	HD-5 FINAL ASSY	00397
52	00398	1	HD-5 BASE ASSY	D 00105
53	00105	1	COVER ASSY	BASE TO COVER
5 <b>4</b>	38065-10	6	WASHER, FLAT, #10	BASE TO COVER
55	38075-10	6	WASHER, LOCK, SPLII, #10	BASE TO COVER
5 <b>6</b>	38091-10	6	HD-5 FINAL ASSY HD-5 BASE ASSY COVER ASSY WASHER, FLAT, #10 WASHER, LOCK, SPLIT, #10 SCREW, MACH, PH, X-REC #10-32 X 5/8	DINEE 10 COVER
c 7	00207-01	DRO	115V/60HZ HD-5 FINAL ASSY	
5 / 5 0	42142	1	PROM, VTIM	
50	43142 68018	1	FUSE, 2A, 20MM X 5MM,	
			# G = G = D F G #	
60	00364-02	1	LABEL, POWER RATING	A 00464-02
•			(115V/6UHZ)	
61	00397-02	PBO	230V/50HZ HD-5 FINAL ASSY	
62	43143	1	PROM, VTIM50	
63	68019	1	FUSE, 1A, 20MM X 5MM,	
•			HOTO DION	- 00064 04
64	00364-04	1	LABEL, POWER RATING	A 00364-04
			(230V/50HZ)	
65	77046	1	CABLE TIE, 5.5" LONG, 40 LB	FOR 230V OPTIONAL
			TEST	D 00200
66	00398	1	HD-5 BASE ASSY	D 00398
67	00103	1	SUB-ASSY, BASE	D 00303
68	00292	1	FAB, MTG BKT, FRONT, FPB	В 00292 В 00293
69	00293	1		В 00293
70	00333		SPEC CONT, CABLE, POWER,	В 00333
		_	DISK DRIVE	p 00252
71	00353	1	FAB, SHIELD, DISK DRIVE	в 00353
			MAIN PARTS LIST (continued)	D 00157
72	00157	1	ASSY, PCB, HD-5 CONTROLLER	D 00137
73	00386	1	SPEC CONT, CABLE, SINGLE FLOPPY DRIVE, HD-5	D 00300

HD-5 MAIN PARTS LIST (continued)

ITEM	P/N	QTY	DESCRIPTION	REF
74	00580	1	SOURCE CONTROL, 5MB HARD DISK DRIVE	A 00580
75	00634	1	SPEC CONT, CABLE, HD-5 CONTROL	D 00634
76	00635	1		D 00635
77			SPEC CONT, CABLE, HD-5 R/W SPEC CONT, WIRE, HD-5 GROUNDING	
78	00952	1	FAR. SHIELD, HD-5	C 00952
79	00953	1	FAB, INSULATOR, SHIELD, HD-5	C 00953
80	49002	1	DISK DRIVE, FLOPPY, OHAD	
81	38065-06	10	WASHER, FLAT, #6	(8)DRIVES
				TO BRACKET
82	38036	10	SCREW, MACH, PH, X-REC SEMS,	(2)DISK DRIVE
			#6-32 X 3/8	SHIELD TO
				BRACKET C 00113
83	00313	1		
84	23024	2	SPEC-AW, LABEL, BAD SPOT TABLE	REAR OF BASE AND
			SPEC-AW, LABEL, BAD SPOT TABLE CLAMP, CABLE WASHERS, SHOULDER, NYLON SCREW, MACH, PH, X-REC #4-40 X 3/8" WASHER, FLAT, #4	TOP OF HD-5
85	77090	2	CLAMP, CABLE	DRIVE CABLE
86	38106	4	WASHERS, SHOULDER, NYLON	HD-5
87	38087-06	1	SCREW, MACH, PH, X-REC	HD-5 CONT PCB
			#4-40 X 3/8"	TO FRONT MTG
				BKT
88	38065-04	1	WASHER, FLAT, #4	HD-5 CONT PCB
				TO FRONT MTG
				DVI
89	38075-04		WASHER, LOCK, SPLIT, #4	
				TO FRONT MTG
				BKT
90	38117	1	GROMMET, CONTINUOUS (7-3/4 LENGTH REQ'D)	DISK DRIVE SHIELD
91	13115	1	LUG, SOLDER	MT ON DRIVE
				AT DWG 00400
92	00370	1	SPEC-CONT, FOOT, RUBBER	
				MTG BRKT

# MAIN PARTS LIST (COMMON)

ITEM	P/N	QTY	DESCRIPTION	REF
				D-00103
93	00103	_	BASE SUB-ASSY MAIN PCB ASSY PLATE, DRIVE CABLE	D-00103
94	00102	1	MAIN PCB ASSY	
<b>9</b> 5	00347	1	PLATE, DRIVE CABLE	
		_	MAIN PARTS LIST (continued)	
96	00352	1		
97			FAB, BASE, SHIELDED	
98			PLATE, I/O MTG	
99	00357	1		
100	00358	REF	CABLE, KEYBOARD	
101	00364-01	1	LABEL, MODEL & SERIAL NO.	BASE (4)
102		4	FEET, RUBBER	TRANSFORMER,
103	00379	1	POWER SUPPLY ASSY	POWER PANEL,
				& RECTIFIER-CAP
			4	& RECTIFIER-CAP
104	00394	1	FAB, PLATE, COVER, I/O MTG	
			(PLASTIC)	- /a pramp and amun
105	38085-06	1	NUT, KEP, #6	I/O PLATE GND STUD
106	38065-10	4	NUT, KEP, #6 WASHER, FLAT #10	XFMR - BASE
107	38083-05	4	SCREW, MACH, PH, BLACK OAIDE	I/O PLATE - COVER
			X-REC, #4-40 X 5/16"	
108	38065-08	4		DRV BKT - BASE
	38113	4	CLIP, TINNERMAN, #4-36	I/O PLATE - COVER
110	38071	4	WASHER, FLAT - #8 CLIP, TINNERMAN, #4-36 SCREW, "IN-PLAS", PH, X-REC	MAIN PCB - BASE(2)
110	00072		DITINT DT #6 X 3/8"	KECI DVI - DVDD (5)
111	38074-06	3	ADT YEL DI 1/17	I/O PLATE (2)
	500, 1 00		u c	PWER PNL (1)
112	38075-06	2	WASHER, LOCK, SPLIT #6	RECT BKT - BASE
	38075-10		TARGUED TOCK CDITM #10	XEMR - BASE
	38075-08		WASHER, LOCK, SPLIT #8	DRIVE RKL - RASE
	38082-08		SCREW, MACH, PH, X-REC, BLACK	I/O PLATE (2)
110	30002 00	_	#6-32 X 1/2"	PWR PNL
116	38084-06	3	WASHER, FLAT, BLACK #6	I/O PLATE (2)
110	30001 00	•		PWK PNL (I)
117	38089-10	4	SCREW, MACH, PH, X-REC	DRV BKT - BASE
	30003 20		#8-32 X 5/8"	
118	38091-08	4	SCREW, MACH, PH, X-REC	XFMR - BASE
110	30031 00	-	#10-32 X 1/2"	
119	77045	4	BRACKET, MTG, CABLE TIE,	FAN WIRES (1)
117	77045	•	3/4 SQ ADHESIVE BACK	ON BASE (3)
120	77046	1		FAN WIRES
120	77040	-	TEST	
121	00105	1	COVER ASSY	D 00105
121	00103	i	CABLE MONITOR	
122	00363	i	LOGO, NORTHSTAR	
	00365	i	CRT & VIDEO PCB	
124	00366-02		FAB, COVER, SHIELDED	•
125	00300-02	. т	Indi coanti prizzani	

## MAIN PARTS LIST (COMMON) (continued)

<u>ITEM</u>	P/N	QTY	DESCRIPTION	REF
127	00369	2	FAB, BEZEL, SHIELDED TAPE, SELF-ADHESIVE FOAM	
129	38065-10	9	WASHER, #10 FLAT	BEZEL-COVER, CRT
130	38065-06	4	WASHER, #6 FLAT	FAN FAN
132	38075-10	9	WASHER, #10 SPLIT LOCK	BEZEL-COVER, CRT-BEZEL
133	38091-08	5	SCREW, #10-32 X 1/2" PHMS, XREC	BEZEL-COVER
134	38091-12	4	XREC	CRT-BEZEL BEZEL-COVER
135	38083-32		BLACK	
136			SCREW, #6 X 3/8", PANHEAD, XREC, "IN-PLAS"	
137	38010	4	NUT, #6-32 HEX	FAN
138	38104	4	SPACER, 1/8" THICK	CRT-BEZEL
138 139	77045			(I) CRT LEAD
140	77046	2	CABLE TIE, 5.5" LONG 40 LB	/1\~pm t bXD
141	00372-01	1	KNOB. CONTROL	BRIGHTNESS CONTROL
142	00372-02	1	RING, CONTROL KNOB RETAINING	BRIGHTNESS CONTROL
143	00379	_	POWER SUPPLY ASSEMBLY	C 00379
144	00154	1	TRANSFORMER, POWER	
145	00334	ī	HARNESS, SEC. POWER SUPPLY	
146	00359	1	HARNESS, SEC. POWER SUPPLY POWER PANEL ASSY RECTIFIER & CAPACITOR ASSY	
147	00373	ī	RECTIFIER & CAPACITOR ASSY	
148	02052	1	SPEC-CONT, BLEEDER RESISTOR, POWER SUPPLY	CAPACITOR
149	38075-06	1		PWR PNL GND
150	38112-05	2	SCREW, MACH, PH, X-REC, #10-32 X 5/16" W/LW	CAPACITOR
151	38088-12	1	SCREW, MACH, PH, X-REC, #6-32 X 3/4"	PWR PNL GND
152	68018	REF	FUSE, 2A, 20MM X 5MM "SLO-BLO"	SEE PL 00107-XX
153	02228	1		
154	02206	ī	SPEC CONT, DISK DRIVE GROUNDING CABLE	
155	02205	1	SPEC CONT, I/O PLATE GROUNDING CABLE	
156	00359	1	POWER PANEL ASSY	
157	00360		PLATE, POWER	
158	34006	ī		LF1

## MAIN PARTS LIST (COMMON) (continued)

<u>ITEM</u>	P/N	<u>QTY</u>	DESCRIPTION	REF
159	68007	1	SWITCH, POWER	Sl
160	00361	1	HARNESS, PRIMARY POWER SUPPLY	
161	38088-08	1	SCREW, #6-32 X 1/2" PHMS, XREC	PWR PNL
162	38083-08	2	SCREW, #4-40 X 1/2" PHMS, BLACK OXIDE, XREC	LINE FILTER
163	38075-04	2	•	LINE FILTER
	38075-06			PWR PNL
	38009		NUT, #4 HEX	LINE FILTER
			RECTIFIER & CAPACITOR ASSY	B 00373
167	00373 00354	1	RECTIFIER & CAPACITOR MTG	
	••••	_	BRACKET	
168	01052	1	CAPACITOR, 12000 uF, 30 WVDC,	
			40V SURGE, LOW ESR	
169	65001	1	RECTIFIER, BRIDGE, 100V, 25A	
170	13097	1	ADAPTER, TERMINAL, 1 TO 2 TABS	RECTIFIER
171	38059	1	CLAMP, CAPACITOR	
172	38088-06	1	SCREW, MACH, PH, XREC,	CAPACITOR
			#6-32 X 3/8"	
173	38088-12	1	SCREW, MACH, PH, XREC,	RECTIFIER
			#6-32 X 3/4"	
174	38075-06	2 W	ASHER, LOCK, SPLIT, #6	CAP AND
				RECTIFIER
175	38117	1	GROMMET, CONTINUOUS (9" LENGTH REQ'D)	

### MAIN PC BOARD PARTS LIST

	P/N		DESCRIPTION	REF
176	00102	1	MAIN PCB ASSY SCHEMATIC	D 00102
177	00102	REF	SCHEMATIC	D 00100
178	00101	1	MAIN PCB FAB	E 00101
				C26, C27
179	01001	61	CAP, 0.047 uf, CERAMIC DISK CAP 33 pf, DIPPED MICA CAP 100 pf, DIPPED MICA CAP 330 pf, DIPPED MICA CAP 470 pf, DIPPED MICA CAP 0.047 uf, DIPPED MYLAR CAP 0.01 uf, DIPPED MYLAR CAP 1000 uf, 16V, LOW ESR CAP 0.1 uf,16V, 20% CERAMIC CAP 22 uf, 20V, DIPPED TANTALUM	
180	01012	1	CAP 33 pF, DIPPED MICA	C20
181	01013	2	CAP 100 pF, DIPPED MICA	C24, C16
182	01015	2	CAP 330 pF, DIPPED MICA	C22, C28
183	01016	2	CAP 470 pF, DIPPED MICA	C15, C19
184	01018	3	CAP 0.047 UF, DIPPED MYLAR	C4, C14, C25
185	01020	2	CAP 0.01 uF, DIPPED MYLAR	C17, C23
186	01062	3	CAP 1000 UF, 16V, LOW ESR	C6, C10, C11
187	01061	69	CAP 0.1 uF.16V. 20% CERAMIC	C43-47, C7, C9
188	01001	8	CAP 22 UF. 20V. DIPPED	C37, C31-36, C41
100	01041	•	TANTALIIM	•
189	01043	2	TANTALUM  CAP 2.2 uF, 35V  CAP 62 pF, 300V, 5%  CAP 0.0033 uF, 100V, 10%	C48, C42
190	01043	ī	CAP 62 pF. 300V. 5%	C13
191	01044	i	CAP 0 0033 HF. 100V. 10%	C12
192	01045	i	CAP 0.015 uF, 100V, 10%	C2
193	01047	i	CAP 820 pF, 300V	C3
193	01047	1	CAP 1000 uF, 35V	C8
174	01040	2	CAP 200 pF, 15V, 5%, MICA	
195	01014	2	CAP 200 pr, 13v, 3v, mich	C1, C5
196	01050		CAP 0.1 uF, 50V	
19/	01063	Ţ	CAP VARIABLE, 2.5-11 pF, CER	C18
198	01056	1	CAP .47 uF, 35V, DIPPED TANTALUM	CIO
199	01055	1	CAP .22 uf, 10%, SOLID	C21
			DIELECTRIC	
200	01022	1	CAP 6.8 uF, 35V, DIPPED	C49
			TANTALUM	
201	13024	1	SOCKET, IC - 8 PIN	14 MB
202	13028	60	SOCKET, IC - 8 PIN SOCKET, IC - 16 PIN	IF-9F, 1G-9G,
			·	TU-3U' TO-3O'
				1K-9K, 1L-9L,
				J8, 108, 13D,
				13M, 14B 15J,
				16J, 1A
203	13030	1	SOCKET, IC - 20 PIN	17F
204	13032	$\bar{2}$	SOCKET, IC - 24 PIN	11K, 18F
205	13036	2	SOCKET, IC - 40 PIN	13K, 18C
206	13081	ī	CONNECTOR, 34 PIN	J9
207	13084	6	CONNECTOR EDGE - 30 PIN	J1-J6
208	13094	ĭ	CONNECTOR, 6 POST, 1.56 CTR,	J11
200	2000	-	L/R	
209	13087	9	CONNECTOR, PCB - "MINI-JUMPER"	W6, W7, W9-W15
		-		-

<u>ITEM</u>	<u>P/N</u>	QTY	DESCRIPTION	REF
210	13094-09	1	CONNECTOR, 9 POST, 1.56 CTR, L/R	J10
211	13092-02	7	HEADER SINGLE ROW - 2 PIN	W7, W9-W14
212			HEADER, SINGLE ROW - 3 PIN	W6, W15
213	13095	ĩ	CONNECTOR, 10 POST, 1 CTR,	J7
213	13033	_	L/R	•
214	15002	1	CRYSTAI. 8 MHZ	Y1
215	13002	ī	DIN TEST POINT	TPl
216	43001	3	TC. 74 LS 00	10A, 15E, 11H
217	43001	2	TC. 74 LS 02	14E, 4E
217	43002	5	TC. 74 LS 04	9C, 14D, 15C
210	43004	ĭ	TC. 74 LS 08	12E
220	43000	ī	TC. 74 LS 14	16G
220	43012	1	TC 74 LS 32	9A, 12B, 17H, 7C
221	43012	6	TC 74 113 32	3A, 14C, 16B, 16C,
222	#30T3	O	IC, /4 IID /4	17C
222	42010	7	TC 74 TC 122	9B
223	43010	7	IC, 74 LB 123	9.5L, 12C
224	43021	0	IC, 74 LB 130	6C
225	43022	7	10, 74 LS 139	11C,14G, 14J, 15G,
226	43027	О	L/R CRYSTAL, 8 MHZ PIN, TEST POINT IC, 74 LS 00 IC, 74 LS 02 IC, 74 LS 04 IC, 74 LS 08 IC, 74 LS 14 IC, 74 LS 32 IC, 74 LS 74  IC, 74 LS 138 IC, 74 LS 138 IC, 74 LS 139 IC, 74 LS 161  IC, 74 LS 164 IC, 74 LS 175 IC, 74 LS 258A IC, 74 LS 273 IC, 74 LS 373	15H
007	42000	-	TO 74 TO 164	13G
221	43028	7	1C, 74 LS 104	11B, 13E, 15A
228	43031	3	1C, /4 LS 1/5	11B, 13E, 13A 12H,12J, 13H, 13J
229	43036	٠,٥	1C,/4 LS 258A	17G
230	43039	Ţ	IC, 74 LS 273	9D, 10D, 10F, 17E
Z J I	42042	7	10, 14 00 3/3	32, 232, 232, 212
	43044	2	IC, 74 LS 393	8B, 14A
	43045	2	IC, 74 S 00	8A, 1E
	43046	Ŧ	1C, 74 S 08	11J
235	43050	7	IC, 74 LS 393 IC, 74 S 00 IC, 74 S 08 IC, 74 S 74	7B, 7D, 10C, 138, 15B
236	43059	.4	IC, 74 38	16E,18H, 18J, GE
237	43068		IC, 280A	13K
238	43069		IC, LF 356	17A-A
239	43073		IC, CA 3080	17A-B
240	43079		IC, PROM - DWE	10B
241	43106	1	IC, 74 LS 20	8C
242	43109	3	IC, LM 393N, DUAL COMPARATOR	16D, 16L, 14MB
243	43110	1	IC, LM 358N, DUAL OP-AMP	14 MA
244	43112	9	IC, 74 LS 244	10E, 10M, 11E,
				11F, 11M
245	43114	1	IC, 74 LS 279	13C
246	43115	3	IC, 74 LS 374	14F, 15F, 17F
247	43116	1	IC, 74 LS 670	13D
248	43117	1	IC, 74 S 04	<b>6</b> B

<u> ITEM</u>	P/N	QTY DESCRIPTION	REF
249 250 251 252 253 254	43123	1 IC, F-KYBD PROM-ASSY 1 IC, 8035	1K 12D, 17J 12A, 16H 18F 18C IF-9F, 1G-9G, 1H-9H, 1J-9J, 2K-9K, 2L-9L
261 262	43144 61002	1 IC, PROM - HTIMH 1 IC, PROM - HTIML 1 IC, PROM - IOSEL PBO IC, PROM - VTIM PBO IC, PROM - VTIM50 1 IC, 74 LS 156 3 RES NET, 1 K OHMS, SIP, 10 PIN	11K 16J 15J 13M 14B 14B 1M RN4, RN5, RN6
263 264		1 RES NET, 2.2 K OHMS, SIP, 6 PIN 1 RES NET, 2.2 K OHMS, SIP,	
265	61007	10 PIN	
266 267 268		1 RESISTOR, 3.3 OHMS, 1/4 W, 5% 2 RESISTOR, 22 OHMS, 1/4 W, 5%	R6, R37
269 270	61014 61015	· · · · · · · · · · · · · · · · · · ·	R42
271 272	61018 61021	15 RESISTOR, 1 K OHMS, 1/4 W, 5% 2 RESISTOR, 3.3 K OHMS, 1/4 W,	75, 76, 97
273	61022	5% 1 RESISTOR, 3.6 K OHMS, 1/4 W, 5%	
27 <b>4</b> 275	61024 61025	8 RESISTOR, 4.7 K OHMS, 1/4 W, 5% 2 RESISTOR, 5.6 K OHMS, 1/4 W,	R1, 12, 21 34, 36, 41, 45 R51, R55
276	61026	5% 2 RESISTOR, 6.8 K OHMS, 1/4 W,	
277	61027	5% 1 RESISTOR, 9.1 K OHMS, 1/4 W, 5%	R43
278	61028	4 RESISTOR, 10 K OHMS, 1/4 W, 5% 2 RESISTOR, 13 K OHMS, 1/4 W,	
279	61029	2 RESISTOR, 13 R ORMS, 174 W, 5%	1407 100

ITEM	P/N	QTY	DESCRIPTION	REF
280	61030	2	RESISTOR, 15 K OHMS, 1/4 W, 5%	R10, R23
281	61032	5	RESISTOR, 27 K OHMS, 1/4 W, 5%	R46, 449, R54, R59
282	61034	3	RESISTOR, 47 K OHMS, 1/4 W, 5%	R5, R31, R74
283	61038	2	RESISTOR, 6.19 K OHMS, 1%, RN55D	R47, R57
284	61042	2	RESISTOR, 220 K OHMS, 1/4 W, 5%	R35, R77
205	61054	1	RESISTOR, 33 OHMS, 1/4 W, 5%	R9
285	61054	<u> </u>	RESISION, 33 OHMS, 1/4 W, 50	R2, R13, R64, R65
286	61055		RESISTOR, 120 OHMS, 1/4 W, 5%	
287	61056	1	RESISTOR, 2.7 K OHMS, 1/4 W, 5%	R8
288	61057	1	RESISTOR, 30 K OHMS, 1/4 W, 5%	R27
289	61058	2	RESISTOR, 56 K OHMS, 1/4 W, 5%	R29, R84
290	61060	2	RESISTOR, 680 OHMS, 1 W, 10%	R3, R14
				R4, R15
291	61061	2	RESISTOR, 3.3 OHMS, 1/2 W, 5%	•
292	61064	1	RESISTOR, 4.99 K OHMS, 1%, RN55D	R20
293	61065	1	RESISTOR, 6.98 K OHMS, 1%, RN55D	R19
294	61067	2	RESISTOR, 47 OHMS, 1/4 W,	R66, R67
		-	5%	RN2
2 <b>9</b> 5	61068	Ţ	RES NET, 150 OHMS, SIP, 8 PIN	
296	61073		RESISTOR, 470 K OHMS, 1/4 W, 5%	R33, R44, 483
297	61017	2	RESISTOR, 680 OHMS, 1/4 W, 5%	R68, R101
	61078	1	RES NET, 1 K OHMS, SIP, 8 PIN	RN1
	61079	ī	RESISTOR, 620 OHMS, 1/4 W, 5%	R28
			RESISTOR, 330 K OHMS, 1/4 W,	R16
	61082		5%	
301	61013	2	RESISTOR, 150 OHMS, 1/4 W, 5%	R62, R53
302	61059	1	RESISTOR, 360 K OHMS, 1/4 W, 5%	R87
303	61031	1	RESISTOR, 18 K OHMS, 1/4 W, 5%	R89
304	61063	1	RESISTOR, 1.96 K OHMS, 1/8 W, 5%	R90
205	C1071	-		R <b>91</b>
305	61071	1	RESISTOR, 2.87 K, 1/8 W, 1%	
306	61088	1	RESISTOR, 22 K OHMS, 1/4, 5%	R30
307	61087	1	RESISTOR, 100 OHMS, 1/2 W, 20%	R <b>96</b>

ITEM	P/N	QTY	DESCRIPTION	REF
308	61085	1	POTENTIOMETER, 5 K OHMS, MULTI TURN	R26
309	61089	1	RESISTOR, NET 100 OHMS, DIP, 16 PIN	RN7E
310	61001	1	RES, NET, 22 OHMS, DIP, 16 PIN	RN10G
311	38002		WASHER, LOCK - #6	VR1, VR3, Q1,
711	30002	9	WINDIENT DOOR "	Q5
312	38011	3	NUT, HEX #6-32	VR1, VR3, Q1, Q5
313	38041	2	HEAT SINK, #6030	Q1, Q5
314	38043	ī	HEAT SINK, #6030 HEAT SINK, #6107	VR1
315	38088-06	3	SCREW, MACH #6-32 X 3/8,	VR1, VR3, Q1, Q5
316	65002	1	REGULATOR, 7805	VR3
317	65006	ī	REGULATOR, 79L05	VR2
318	65009	16	PAN HD, XREC REGULATOR, 7805 REGULATOR, 79L05 DIODE, 1N4148	CR4, CR5, CR7-
	••••	- •		CR20
319	65014	5	TRANSISTOR, 2N2222A	Q3, Q7, Q8, Q10,
				Q11
320	65015	2	TRANSISTOR, 2N2907A	Q4, Q9
321	65018	1	TRANSISTOR, 7912 (TO-220)	VRl
322	65020	2	TRANSISTOR, D44H5, GE NPN,	Q1, Q5
			45V, 10A, SWITCHING	
323	65021	2	TRANSISTOR, D45C5, GE PNP,	Q2, Q6
			45V, 10A, SWITCHING	
324	65022	2	RECTIFIER, C122F, GE SCR,	SCRI
			50V, 8A	
325	65024	2	,	CRI, CR3
			FAST RECOVERY	
326			DIODE, IN823, 6.2 V, ZENER	CR6, CR2
327			SPEC-A/W, PCB SERIAL NUMBER LABEL	
328	68020	1	FUSE, 8 AMP, 32V, FAST-BLOW	Fl
329	68013	2	CLIP, FUSE -BUSSMAN	
330	68015	1	SWITCH, PUSH BUTTON TOGGLE	
331	00362	2	INDUCTOR, 250 uH, $\pm$ 10%, 5A	L1, L2
332	74009	1	INDUCTOR, 3.3 uH, $\pm$ 10%	L3
333	00901	1	LOUDSPEAKER, MINI AUDIO	ISl
			TRANSDUCER	
334	38081	2	SPACER, NYLON PUSH	
335	77046	1	CABLE TIE, 5.5" LONG, 40 LBS	C6, C10, C11
336	43017	1	IC, 74 LS 109	2E
337	43040	1	IC, 74 LS 280	8E
338	43146	2	IC, 74 LS 166 8 BIT SHIFT	8D, 11D
			REGISTER (NOTE: 74166 IS	
			ALTERNATE, #43063)	


ITEM	P/N	QTY DESCRIPTION	REF
339	43147	1 IC, 74 S 124	1A
340	43136	1 IC, 746 S 123	


## SIO BOARD PARTS LIST


ITEM	P/N	QTY	DESCRIPTION	REF	
341	00113	1	SERIAL INTERFACE PCB ASSY		
342		REF	SCHEMATIC		
2.42	05022	7	CTO DCR FAR		
211	01001	חו	CAPACTTOR. 104/ UF - CERAMIC	*BY	PASS
3/15	01001	4	CAPACITOR, 470 pF - CERAMIC		
246	01003	วิ	CAPACITOR, 6.8 UF - TANTALUM	Cl,	C2, C3
247	12112	1	CAPACITOR, 470 pF - CERAMIC CAPACITOR, 6.8 uF - TANTALUM CONNECTOR, 25 POSITION FEMALE,	Pl	
347	13112	_	D TYPE, RT ANGLE, W/CAPTIVE		
			NUTS		
2.40	12025	-	COCVER TC - 8 DIN	1.A	
348	13025	ļ.	COCKER IC - 0 IIN	4 A	
349	13026	Ţ	SOCKET, IC - 14 PIN	37	
350	13029	Ţ	SOCKET, IC - 10 PIN	AF	
351	13034	1	SOCKET, IC = 28 PIN	37	
352	13064	1	SHUNT, 16 PIN (CONFIG)	2 D	
353	43001	1	IC, 74 LS 00	35	
354	43003	1	IC, 74 LS 03	3D	
355	43004	1	IC, 74 LS 04	2B	
356	43017	1	IC, 74 LS 109	3C	
357	43021	1	IC, 74 LS 138	2C	
358	43027	3	IC, 74 LS 161	1B,	1C, 1D
359	43030	ī	IC. 74 LS 174	ΙE	
360	43030	ī	TC. 74 LS 175	2D	
261	43031	ī	D TYPE, RT ANGLE, W/CAPTIVE NUTS SOCKET, IC - 8 PIN SOCKET, IC - 14 PIN SOCKET, IC - 16 PIN SOCKET, IC - 28 PIN SHUNT, 16 PIN (CONFIG) IC, 74 LS 00 IC, 74 LS 03 IC, 74 LS 109 IC, 74 LS 138 IC, 74 LS 161 IC, 74 LS 174 IC, 74 LS 175 IC, MC 1488 IC, MC 1488 IC, MC 1489 IC, 8251, USART IC, 74 LS 243 RESISTOR, 220 OHMS - 1/4 W, 5% RESISTOR, 560 OHMS - 1/4 W, 5% RESISTOR, 5.6 K OHMS - 1/4 W, 5%	4A	
363 301	43070	î	TC. MC 1489	2A	
302	43071	ī	TC. 8251 USART	4E	
303	43033	2	TC 74 TS 243	2E,	3E
304	43133	1	DECTOROR 220 OHMS - 1/4 W. 5%	R3	
365	61013	<u> </u>	RESISTOR, 220 OHMS - 1/4 W. 5%	R2	
366	91019	Ţ.	RESISION, JOU CHAS 1/4 W	RI	
367	61019	Т	RESISTOR, 1.2 R ORMS - 1/4 W/	212	
	4-4-	-	5%	<b>P</b> 5	
368	61025	T	KEDIDION, COL III	10	
		_	5%	DΛ	
369	61027	1	RESISTOR, 9.1 K OHMS - 1/4 W,	1/4	
			5%	D.C	
370	61035	1	RESISTOR, 1 K OHMS - 1/2 W, 5% RESISTOR, 4.7 K OHMS - 1/4 W,	KO	
371	61024	1	REDIDION, 11. II Comme	R/	
			5%		
372	00947-09	1	SPEC - A/W, PCB SERIAL NUMBER		
			LABEL "SIO"		
373	38116	2	JACKSCREW, 3/16 AF HEX HD,	FOR	. Pl
			#4-40		
374	38001	3	WASHER, LOCK #4 (INTERNAL	FOR	P1
517	5001	_	TOOTH)		
375	02056	1	FAB WASHER, ANGLE, I/O	FOR	Pl
313	02030	-	CONNECTOR		
			~~		


### PIO BOARD PARTS LIST


ITEM	P/N	QTY	DESCRIPTION	REF
376 377 378	00146	REF	PIO PCB ASSY SCHEMATIC PIO PCB FAB	C 00148 C 00146 C 00147
379	01001	10	CAPACITOR, .047 uF, CERAMIC - DISK	* = BYPASS
380			CAPACITOR, 6.8 uF, TANTALUM 35V	•
381			CONNECTOR, 15 POSITION, FEMALE, D TYPE, RT ANGLE, W/CAPTIVE NUTS	
382	13029	1	SHUNT, IC - 16 PIN	1A
383	13064	1	SHUNT, 16 PIN	1A
384	43031	1	IC, 74 LS 175	2C
	43065	1	IC, 74 367	1E
386	43003	1	IC, 74 LS 03	2D
387	43009	1	IC, 74 LS 14	3A
	43012	1	IC. 74 LS 32	2A
	43015	2	W/CAPTIVE NUTS SHUNT, IC - 16 PIN SHUNT, 16 PIN IC, 74 LS 175 IC, 74 LS 03 IC, 74 LS 14 IC, 74 LS 32 IC, 74 LS 74 IC, 74 LS 74 IC, 74 LS 138	1B, 1C
390	43021	1	IC, 74 LS 138	2B
	43043	2	IC, 74 LS 373/68 LS 373	3C, 3D
	43058		IC, 74 37	3B
	43028	1	IC, 74 LS 164	1D
394	61003	1	RESISTOR NETWORK, 2.2 K, SIP, 6 PIN	
395	61018	2	RESISTOR, 1 K OHMS, 1/4 W, 5%	R1, R3
396	00947-10		SPEC - A/W, PCB SERIAL NUMBER LABEL	
397	38116		JACKSCREW, 3/16 AF HEX HD, #4-40	
398	38001	6	WASHER, LOCK, #4 (INTERNAL TOOTH)	FOR Pl, P2
399	02056	2	FAB, WASHER, ANGLE, 1/O CONNECTOR	FOR Pl, P2


























## MAIN PC BOARD ASSEMBLY






# HARD DISK CONTROLLER BOARD



## PIO BOARD ASSEMBLY



# SIO BOARD ASSEMBLY C1 C2 C3 C4 |B В J١ R4 -9.IK-R3 -220-R2 -560-P.GND 8251 LS243

#### Z80 MICROPROCESSOR DATA SHEET

Reproduced by permission copyright 1979, 1980, 1981 by Zilog, Inc.
This material shall not be reproduced without the written consent of Zilog, Inc.

### Z8400 Z80° CPU Central Processing Unit



# **Product Specification**

#### March 1981

#### Features

- The instruction set contains 158 instructions. The 78 instructions of the 8080A are included as a subset; 8080A software compatibility is maintained.
- Six MHz, 4 MHz and 2.5 MHz clocks for the Z80B, Z80A, and Z80 CPU result in rapid instruction execution with consequent high data throughput.
- The extensive instruction set includes string, bit, byte, and word operations. Block searches and block transfers together with indexed and relative addressing result in the most powerful data handling capabilities in the microcomputer industry.
- The Z80 microprocessors and associated family of peripheral controllers are linked by a vectored interrupt system. This system

- may be daisy-chained to allow implementation of a priority interrupt scheme. Little, if any, additional logic is required for daisy-chaining.
- Duplicate sets of both general-purpose and flag registers are provided, easing the design and operation of system software through single-context switching, background-foreground programming, and single-level interrupt processing. In addition, two 16-bit index registers facilitate program processing of tables and arrays.
- There are three modes of high speed interrupt processing: 8080 compatible, non-Z80 peripheral device, and Z80 Family peripheral with or without daisy chain.
- On-chip dynamic memory refresh counter.




Figure 1. Pin Functions




Figure 2. Pin Assignments

#### General Description

The Z80, Z80A, and Z80B CPUs are thirdgeneration single-chip microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable secondand third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six generalpurpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may

be reserved for very fast interrupt response.

The Z80 also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5 V power source, all output signals are fully decoded and timed to control standard memory or peripheral circuits, and is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the Z80 processors. Subsequent text provides more detail on the Z80 I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timina.




Figure 3. Z80 CPU Block Diagram

#### Z80 Microprocessor Family

The Zilog Z80 microprocessor is the central element of a comprehensive microprocessor product family. This family works together in most applications with minimum requirements for additional logic, facilitating the design of efficient and cost-effective microcomputer-based systems.

Zilog has designed five components to provide extensive support for the Z80 microprocessor. These are:

- The PIO (Parallel Input/Output) operates in both data-byte I/O transfer mode (with handshaking) and in bit mode (without handshaking). The PIO may be configured to interface with standard parallel peripheral devices such as printers, tape punches, and keyboards.
- The CTC (Counter/Timer Circuit) features four programmable 8-bit counter/timers,

- each of which has an 8-bit prescaler. Each of the four channels may be configured to operate in either counter or timer mode.
- The DMA (Direct Memory Access) controller provides dual port data transfer operations and the ability to terminate data transfer as a result of a pattern match.
- The SIO (Serial Input/Output) controller offers two channels. It is capable of operating in a variety of programmable modes for both synchronous and asynchronous communication, including Bi-Synch and SDLC.
- The DART (Dual Asynchronous Receiver/ Transmitter) device provides low cost asynchronous serial communication. It has two channels and a full modem control interface.

#### Z80 CPU Registers

Figure 4 shows three groups of registers within the Z80 CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set (designated by '[prime], e.g., A'). Both sets consist of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as background-

foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus an additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.




Figure 4. CPU Registers

O CPU	Reg	gister	Size (Bits)	Remarks
<b>egisters</b> Continued)	A, A'	Accumulator	8	Stores an operand or the results of an operation.
zontinuea)	F, F'	Flags	8	See Instruction Set.
	B, B'	General Purpose	8	Can be used separately or as a 16-bit register with C.
	C, C'	General Purpose	8	See B, above.
	D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
	E, E'	General Purpose	8	See D, above.
	Н, Н'	General Purpose	8	Can be used separately or as a 16-bit register with L.
	L, L'	General Purpose	8	See H, above.
				Note: The (B,C), (D,E), and (H,L) sets are combined as follows:  B — High byte C — Low byte  D — High byte E — Low byte  H — High byte L — Low byte
	I	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
	R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Automatically incremented and placed on the address bus during each instruction fetch cycle.
	IX	Index Register	16	Used for indexed addressing.
	IY	Index Register	16	Same as IX, above.
	SP	Stack Pointer	16	Stores addresses or data temporarily. See Push or Pop in instruction set.
	PC	Program Counter	16	Holds address of next instruction.
	IFF <sub>1</sub> -IFF <sub>2</sub>	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
	IMFa-IMFb	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

Table 1. Z80 CPU Registers

#### Interrupts: General Operation

The CPU accepts two interrupt input signals:  $\overline{NMI}$  and  $\overline{INT}$ . The  $\overline{NMI}$  is a non-maskable interrupt and has the highest priority.  $\overline{INT}$  is a lower priority interrupt since it requires that interrupts be enabled in software in order to operate. Either  $\overline{NMI}$  or  $\overline{INT}$  can be connected to multiple peripheral devices in a wired-OR configuration.

The Z80 has a single response mode for interrupt service for the non-maskable interrupt. The maskable interrupt, INT, has three programmable response modes available. These are:

 Mode 0 — compatible with the 8080 microprocessor.

- Mode 1 Peripheral Interrupt service, for use with non-8080/Z80 systems.
- Mode 2 a vectored interrupt scheme, usually daisy-chained, for use with Z80 Family and compatible peripheral devices.

The CPU services interrupts by sampling the  $\overline{NMI}$  and  $\overline{INT}$  signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section.

Interrupts: General Operation (Continued) Non-Maskable Interrupt (NMI). The non-maskable interrupt cannot be disabled by program control and therefore will be accepted at at all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shutdown after power failure has been detected. After recognition of the NMI signal (providing BUSREQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the Z80 response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (MI) cycle in which IORQ becomes active rather than MREQ, as in a normal MI cycle. In addition, this special MI cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request and to place the interrupt vector on the bus.

Mode 0 Interrupt Operation. This mode is compatible with the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus, which is then acted on six times by the CPU. This is normally a Restart Instruction, which will initiate an unconditional jump to the selected one of eight restart locations in page zero of memory.

**Mode 1 Interrupt Operation.** Mode 1 operation is very similar to that for the  $\overline{\text{NMI}}$ . The principal difference is that the Mode 1 interrupt has a vector address of 0038H only.

Mode 2 Interrupt Operation. This interrupt mode has been designed to utilize most effectively the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit address vector on the data bus during the interrupt acknowledge cycle. The high-order byte of the interrupt service routine address is supplied by the I (Interrupt) register. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines may be located at any available

location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 ( $A_0$ ) must be a zero.

Interrupt Priority (Daisy Chaining and Nested Interrupts). The interrupt priority of each peripheral device is determined by its physical location within a daisy-chain configuration. Each device in the chain has an interrupt enable input line (IEI) and an interrupt enable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwared to a High level. The first device has highest priority, while each succeeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables its IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The Z80 CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

Interrupt Enable/Disable Operation. Two flip-flops, IFF<sub>1</sub> and IFF<sub>2</sub>, referred to in the register description are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the Z80 CPU Technical Manual and Z80 Assembly Language Manual.

Action	IFF <sub>1</sub>	IFF <sub>2</sub>	Comments
CPU Reset	0	0	Maskable interrupt INT disabled
DI instruction execution	0	0	Maskable interrupt INT disabled
El instruction execution	1	1	Maskable interrupt INT enabled
LD A.1 instruction execution	•	•	IFF <sub>2</sub> - Parity flag
LD A,R instruction execution	•	•	IFF <sub>2</sub> - Parity flag
Accept NMI	0	IFF <sub>1</sub>	IFF <sub>1</sub> → IFF <sub>2</sub> (Maskable inter- rupt INT disabled)
RETN instruction execution	IFF <sub>2</sub>	•	IFF <sub>2</sub> → IFF <sub>1</sub> at completion of an NMI service routine.

Table 2. State of Flip-Flops

## Instruction Set

The Z80 microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the Z80 instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The Z80 CPU Technical Manual (03-0029-01) and Assembly Language Programming Manual (03-0002-01) contain significantly more details for programming use.

The instructions are divided into the following categories:

- □ 8-bit loads
- □ 16-bit loads
- ☐ Exchanges, block transfers, and searches
- □ 8-bit arithmetic and logic operations
- ☐ General-purpose arithmetic and CPU control

- ☐ 16-bit arithmetic operations
- ☐ Rotates and shifts
- ☐ Bit set, reset, and test operations
- □ Jumps
- □ Calls, returns, and restarts
- ☐ Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- □ Immediate
- □ Immediate extended
- □ Modified page zero
- □ Relative
- □ Extended
- □ Indexed
- □ Register
- □ Register indirect
- □ Implied
- □ Bit

#### 8-Bit Load Group

Mnemonic	Symbolic Operation	8	z		F) H	ags	P/V	N	c	Opcode 76 543 210	Hex		No.of M Cycles		Comments
LD r, r'	r - r'	•		Х	•			•	•	01 r r'		1	1	4	r, r' Req.
LD r, n	r - n	•	•	X	•	X	•	•	•	00 r 110		2	2	7	000 B
LD r. (HL)	r - (HL)			х		х				- n - 01 r 110		1	2	7	001 C 010 D
LD r, (IX + d)	$r \leftarrow (IX + d)$	•		x		x	•		•	11 011 101	DD	3	5	19	011 E
, ,,	· ( · _/			•						01 r 101			-		100 H
										- d →					101 L
LD r, (IY + d)	$r \leftarrow (lY + d)$	•	•	Х	•	Х	•	•	•	11 111 101	FD	3	5	19	111 A
										01 r 110					
LD (HL), r	(HL) ← r			v	_	v	_			d 01 110 r		1	2	7	
LD (IX+d), r	$(IX + d) \leftarrow r$	·	:	X	:	Ŷ	:	:	:	11 011 101	ממ	3	5	19	
	(111 - 47 - 1					^				01 110 r	-	•	•		
										d					
LD(IY+d), r	(IY + d) - r	•	•	Х	•	Х	•	٠	•	11 111 101	FD	3	5	19	
										01 110 r					
LD (HL), n	(HL) - n		_	v	_					- d -			•		
LD (RL), n	(HL) - n	•	•	Х	•	X	•	•	•	00 110 110 - n -	36	2	3	10	
LD (IX+d), n	(IX + d) - n	•		x		х				11 011 101	DD	4	5	19	
(,,	,,									00 110 110	36	•	•		
										- d -					
										- n					
LD(IY+d), n	(lY+d) - n	•	•	X	٠	Х	•	٠	•	11 111 101		4	5	19	
										00 110 110	36				
										- d - - n -					
LD A. (BC)	A - (BC)			X		х				00 001 010	0.4	1	2	7	
LD A. (DE)	A - (DE)	•	•	x	•	x	•		•		IA	ī	2	ż	
LD A, (nn)	A (nn)	•	•	X	٠	X	•	•	•	OC 111 010	3A	3	4	13	
										- n -					
										- n -		_	_	_	
LD (BC), A LD (DE), A	(BC) - A (DE) - A	:	•	X	•	X	•	:	:	00 000 010 00 010 010	02 12	1	2 2	7 7	
LD (DE), A	(nn) - A	:	:	â	:	X	:	:	:	00 110 010		3	4	13	
10 (III.), A	(m) – A			^	-	^	•	-	•	- n -	34	3	•	13	
										- n -					
LD A, I	A I	1	1	Х	0	X	IFF	0	•	11 101 101	ED	2	2	9	
										01 010 111	57				
LD A, R	A - R	:	1	X	0	X	IFF	0	•	11 101 101	ED	2	2	9	
LD I. A	I - A			x		х				01 011 111	5F	2	2	•	
	A	•	•	^	•	^	•	•	•		ED 47	2	2	9	
DR, A	R - A	•		х	٠	х			•		ED	2	2	9	
				-						01 001 111		-	_	-	

NOTES: r. r' means any of the registers A. B. C. D. E. H. L.
IFF the content of the interrupt enable flip flop. (IFF) is
copied into the PVI flig.
For an explanation of flag notation and symbols for
mnemonic tables, see Symbolic Notation section
following tables.

roup	Mnomonic	Symbolic Operation	8	Z		Fla H	_	P/V	N	c	Opcode 78 543 210 Hex	Bytes	No.of M Cycles	No.ot T States		Comments
	LD dd, nn	dd - nn	•	•	X	٠	X	•	•	•	00 dd0 001 n	3	3	10	<u>dd</u> 00	Pair BC
	LD IX, nn	IX - nn	•	•	x	•	x	•	•	•	11 011 101 DD 00 100 001 21	4	4	14	01 10 11	DE HL SP
	LD IY, nn	IY - nn	•	•	X	•	x	•	•	•	- n - 11 111 101 FD 00 100 001 21 - n -	4	4	14		
	LD HL. (nn)	H - (nn+1) L - (nn)	•	•	x	•	x	•	•	•	00 101 010 2A	3	5	16		
	LD dd, (nn)	ddH - (nn+1) ddL - (nn)	•	•	X	•	X	•	•	•	11 101 101 ED 01 dd1 011 - n -	4	6	20		
	LD IX, (nn)	IXH (nn + 1) IXL (nn)	•	•	X	•	X	•	•	•	11 011 101 DD 00 101 010 2A	4	6	20		
	LD IY, (nn)	$\begin{array}{l} IY_{H} - (nn+1) \\ IY_{L} - (nn) \end{array}$	•	•	x	•	X	•	•	•	- n - 11 111 101 FD 00 101 010 2A - n -	4	6	20		
	LD (nn), HL	(nn+1) - H (nn) - L	•	•	X	•	x	•	•	•	00 100 010 22 - n -	3	5	16		
	LD (nn), dd	$(nn+1) \leftarrow ddH$ (nn) = ddL	•	•	X	•	X	•	•	•	- n - 11 101 101 ED 01 dd0 011 - n -	4	6	20		
	LD (nn), IX	$\begin{array}{l} (nn+1) - IX_{\mathbf{H}} \\ (nn) - IX_{\mathbf{L}} \end{array}$	•	•	X	• :	x	• •	•	•	- n 11 011 101 DD 00 100 010 22 - n	4	6	20		
	LD (nn), IY	(nn + 1) — IY <sub>H</sub> (nn) — IY <sub>L</sub>	•	•	x	• ;	X	• •	•	•	- n - 11 111 101 FD 00 100 010 22 - n -	4	6	20		
	LD SP, HL LD SP, IX	SP - HL SP - IX	:	:	X X	• ;	X	: :	•	:	- n - 11 111 001 F9 11 011 101 DD	i 2	1 2	6 10		
	LD SP. IY	SP - IY	•	•	x	• ]	X		,	•	11 111 001 F9 11 111 101 FD	2	2	10		
	PUSH qq	(SP - 2) - qqL (SP - 1) - qqH SP - SP - 2	•	• :	X	• ;	x	• •	,	•	11 111 001 F9 11 qq0 101	1	3	11	00	Pair BC DE
	PUSH IX	(SP-2) - IXL (SP-1) - IXH SP - SP-2	•	• ;	X	• )	K	• •		•	11 011 101 DD 11 100 101 E5	2	4	15		HL AF
	PUSH IY	(SP-2) - IYL (SP-1) - IYH SP - SP -2 99H - (SP+1)	•			• >				•	11 111 101 FD 11 100 101 E5	2	4	15		
	POP IX	qqL - (SP) SP - SP + 2 IX <sub>H</sub> - (SP + 1)	•			• x		• •			11 qq0 001	1 2	3	10		
	POP IY	IX <sub>L</sub> - (SP) SP - SP + 2 IY <sub>H</sub> - (SP + 1) IY <sub>L</sub> - (SP)		• ;	ς .	• x			•	•	11 100 001 E1 11 111 101 FD	2	4	14		
	NOTES: dd 18 4	SP → SP +2 ny of the register pairs BC.	DE, HL,	SP.							11 100 001 Ei					
	(PAIR)	ny of the register pairs AF, H, (PAIR) refer to high on $BC_L = C$ , $AF_H = A$ .	der and I	NL.	rder	eight l	bijs (	of the	regi	sier	pair respectively,					
change, ock unsier,	EX DE, HL EX AF, AF' EXX	DE HL AF AF' BC BC' DE DE'	:	•		• 1	••	: :		:	11 101 011 EB 00 001 000 08 11 011 001 D9	1 1	1 1 1	4 4 4		r bank end ary register
ock Search	EX (SP), HL	HL - HL' H - (SP+1)		•	x	• ;	x			•	11 100 011 E3	1	5	19	bank	exchange
oups	EX (SP), IX	L - (SP) IXH - (SP+1)	•	•	x	• ;	x		,	•	11 011 101 DD	2	6	23		
	EX (SP), IY	$ \begin{array}{ll} IX_L - (SP) \\ IY_H - (SP+1) \\ IY_L - (SP) \end{array} $	•	•	x	• 1		 o		•	11 100 011 E3 11 111 101 FD 11 100 011 E3	2	6	23		
	LDI	(DE) - (HL) DE - DE+1 HL - HL+1 BC - BC-1	•	•	X	0 2		ĭ	,	•	11 101 101 ED 10 100 000 A0	2	4	16	the p	increment conters and ement the byte
	LDIR	(DE) (HL) DE DE + 1 HL HL + 1 BC BC - 1 Repeat until BC = 0	•	• :	X	0 1	X	0 0	)	•	11 101 101 ED 10 110 000 BO	2 2	5 4	21 16	count if BC = if BC =	

hange. ck	Mnemonic	Symbolic Operation	5	z	_	Flag H	gs 1	P/V N	С	Opcode 78 543 210 He		No.of M Cycles		Comments
nsier. :k Search ups ntinued)	LDD	(DE) - (HL) DE - DE - 1 HL - HL - 1 BC - BC - 1	•	•	х	0		Φ .	) •	11 101 101 EC 10 101 000 A8		4	16	·
illinded)	LDDR	(DE) (HL) DE DE 1 HL HL 1 BC BC 1 Repeat until BC == 0	•	•	x	0	x	0 0	) •	11 101 101 EE 10 111 000 Be		5 4	21 16	If BC ≠ 0 If BC = 0
	CPI	A - (HL) HL - HL+1 BC - BC-1	1	2	Х	1	x	_	•	11 101 101 ED 10 100 001 A		4	16	
	CPIR	A - (HL)	ı	2		1	X	(I)		11 101 101 EE	2	5	21	If BC ≠ 0 and
		HL - HL + 1 BC - BC - 1 Repeat until A = (HL) or BC = 0						_		10 110 001 Bi	· 2	4	16	A ≠ (HL) If BC = 0 or A = (HL)
	CPD	A - (HL) HL - HL - 1 BC - BC - 1	ı		X	1	x	0	٠ •	11 161 101 EI 10 101 001 As		4	16	
	CPDR	A - (HL)	1	2		1	x	0	٠ •	11 101 101 EI	2	5	21	If BC ≠ 0 and A ≠ (HL)
		HL - HL-1 BC - BC-1								10 111 001 B9	2	4	16	If BC = 0 or A = (HL)
		Repeat until A = (HL) or BC = 0  flag is 0 if the result of BC			herwi	se P/V	- 1							~ - (iii)
it thmetic		Repeat until A = (HL) or BC = 0			x	1		<b>v</b> o		10 000 r 11 000 110	1 2	l 2	4 7	r Reg. 000 B 001 C
	ADD A, r ADD A, n	Repeat until A = (HL) or BC = 0  fileg is 0 if the result of BC ag is 1 if A = (HL), otherw  A - A + r A - A + n	nse Z =	1	x	1 1	x x	v o v o		11 000 110 - n - 10 000 110 , 11 011 101 D	2			r Reg. 000 B 001 C 010 D 011 E 100 H
thmetic l Logical	ADD A, r ADD A, n ADD A, (HL) ADD A. (IX+	Repeat until $A = (HL)$ or $BC = 0$ (flag is 0 if the result of $BC$ ag is 1 if $A = (HL)$ , otherw $A - A + r$ $A - A + n$ $A - A + (HL)$	2 = 1 1 1	1 1	x x x	1 1 1	x x x	v o v o	1	11 000 110	2 1 D 3	2	7	r Reg. 000 B 001 C 010 D 011 E
thmetic l Logical	ADD A, r ADD A, n  ADD A, (HL) ADD A, (IX+  ADD A, (IY+  ADC A, a	Repeat until $A = (HL)$ or $BC = 0$ I stag is 0 if the result of $BC$ ag is 1 if $A = (HL)$ , otherwise $A = A + r$	2 = 1 1 1	t t t t	x x x x	: :	x x x x	v 0 v 0 v 0 v 0	:	11 000 110	2 1 D 3	2 2 5	7 7 19	r Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A
thmetic l Logical	ADD A, r ADD A, n ADD A, (HL) ADD A, (IX+	Repeat until $A = (HL)$ or $BC = 0$ (flag is 0 if the result of $BC$ ag is 1 if $A = (HL)$ , otherwise $A - A + r$ $A - A + n$ $A - A + (HL)$ d) $A - A + (IX + d)$	2 = 2 = 1 t t	t t	x x x x	: : :	x x x x x x	v 0 v 0 v 0	1 1 1 1	11 000 110 - n - 10 0000 110 11 011 101 D 10 0000 110 - d - 11 111 101 F 10 000 110 - d -	2 1 D 3	2 2 5	7 7 19	r Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction.
thmetic l Logical	ADD A, r ADD A, (HL) ADD A, (IX+  ADD A, (IY+  ADC A, s SUB s SBC A, s AND s	Repeat until A = (HL) or BC = 0  (flag is 0 if the result of BC ag is 1 if A = (HL), otherw  A - A + r A - A + n  A - A + (HL)  d) A - A + (IX+d)  d) A - A + (IY+d)  A - A + s + CY A - A - s A - A - s - CY A - A - s	2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 =	1 t t t t t t t t t t t t t t t t t t t	x x x x x x x x x x x x x x x x x x x	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	x x x x x x x x x x x x x x x x x x x	V 0 V 0 V 0 V 0 V 1 V 1 P 0	1 1 1 1 1 0	11 000 110	2 1 D 3	2 2 5	7 7 19	r Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A  s is any of r, n, (HL), (IX + d), (IY + d) as shown for ADD instruction. The indicated bits replace the (000) in
thmetic l Logical	ADD A, r ADD A, (HL) ADD A, (IX+ ADD A, (IY+ ADC A, s SUB s SBC A, s	Repeat until A = (HL) or BC = 0  (flag is 0 if the result of BC ag is 1 if A = (HL), others  A - A + r A - A + n  A - A + (HL)  d) A - A + (IX + d)  d) A - A + (IY + d)  A - A + s + CY A - A - s A - A - s - CY	2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 =	1 t t 1 t t t t t t t t t t t t t t t t	x x x x	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	x x x x x x x x x x x x x x x x x x x	V 0 V 0 V 0 V 0 V 0 V 1 V 1	: : : : : 0 0	11 000 110 - n - 10 000 110 11 011 101 10 10 000 110 - d - 11 111 101 F 10 000 110 - d - 001 001 001	2 1 D 3	2 2 5	7 7 19	r Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A  s is any of r, n, (HL), (IX + d), (IY + d) as shown for ADD instruction.
thmetic l Logical	ADD A, r ADD A, (HL) ADD A, (IY+  ADD A, (IY+  ADD A, s SUB a  AND s OR s	Repeat until A = (HL) or BC = 0  (flag is 0 if the result of BC ag is 1 if A = (HL), otherw  A - A + r A - A + n  A - A + (HL)  d) A - A + (IX+d)  d) A - A + (IY+d)  A - A - s - CY A - A - s A - A - S A - A - S A - A - S	2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 =	1 t t t t t t t t t t t t t t t t t t t	x x x x x x x x x x x x x x x x x x x	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	x x x x x x x x x x x x x x x x x x x	V 0 V 0 V 0 V 0 V 1 V 1 P 0 P 0	1	11 000 110	2 1 D 3	2 2 5	7 7 19	r Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A  s is any of r, n, (HL), (IX + d), (IY + d) as shown for ADD instruction. The indicated bits replace the (000) in
thmetic l Logical	ADD A, r ADD A, (HL) ADD A, (IX+ ADD A, (IY+ ADD A, SUB a SBC A, a AND a CP a INC r	Repeat until A = (HL) or BC = 0  flag is 0 if the result of BC ag is 1 if A = (HL), others  A - A + r A - A + n  A - A + (HL) d) A - A + (IX + d)  d) A - A + (IX + d)  A - A + s + CY A - A - s A - A - s - CY A - A - s A - A - s T - r + 1		1 t t t t t t t t t t t t t t t t t t t	x x x x x x x x x x x x x x x x x x x	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	x x x x x x x x x x x x x x x x x x x	V 0 V 0 V 0 V 0 V 0 V 1 P 0 P 0 P 0	1	11 200 110 - n - 10 100 110 10 10 10 10 10 10 10 10 10 1	2 1 D 3	2 2 5 5	7 19 19	r Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A  s is any of r, n, (HL), (IX + d), (IY + d) as shown for ADD instruction. The indicated bits replace the (000) in
thmetic l Logical	ADD A, r ADD A, (HL) ADD A, (IX+ ADD A, (IY+ ADC A, s SUB s SBC A, s AND s OR s CP s	Repeat until A = (HL) or BC = 0  (flag is 0 if the result of BC ag is 1 if A = (HL), others  A - A + r A - A + n  A - A + (HL)  d) A - A + (IX + d)  A - A + s + CY A - A - s A - A - s - CY A - A - s A - S	: : : : : : : : : : : : : : : : : : :	1 t t t t t t t t t t t t t t t t t t t	x x x x x x x x x x x x x x x x x x x	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	x x x x x x x x x x x x x x x x x x x	V 0 V 0 V 0 V 0 V 0 V 0 V 1 P 0 P 0 V 1 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V	i i i i i i i i i i i i i i i i i i i	11 200 110 - n - 10 1000 110 11 011 101 10 10 200 110 - d - 11 11 101 F 10 1000 110 - d - 20 110 10 1000 110 - d - 20 110 10 10 10 10 10 10 10 10 10 10 10 10 10 1	2 1 D 3 D 3	2 2 5 5	7 7 19 19	r Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A  s is any of r, n, (HL), (IX + d), (IY + d) as shown for ADD instruction. The indicated bits replace the (000) in
thmetic l Logical	ADD A, r ADD A, (HL) ADD A, (IY+  ADD A, (IY+  ADD A, s SUB s SBC A, s AND s OR s XOR s CP s INC r INC (HL)	Repeat until A = (HL) or BC = 0  flag is 0 if the result of BC ag is 1 if A = (HL), others  A - A + r A - A + r A - A + n  A - A + (HL)  d) A - A + (IX + d)  A - A + s + CY A - A - s A - A - s - CY A - A - s A - A - s C - r - r + 1 (HL) - (HL) + 1 (IX + d) -	: : : : : : : : : : : : : : : : : : :	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	x x x x x x x x x x x x x x x x x x x	: : : : : : : : : : : : : : : : : : :	x x x x x x x x x x x x x x x x x x x	V 0 V 0 V 0 V 0 V 0 V 0 V 1 P 0 P 0 V 1 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V	1 1 1 1 1 1 1 0 0 0 0 1 1 • • • •	11 000 110	2 D 3 D 3	2 2 5 5	7 7 19 19	r Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A  s is any of r, n, (HL), (IX + d), (IY + d) as shown for ADD instruction. The indicated bits replace the (000) in

General- Purpose	Mnomonic	Symbolic Operation	8	z		Fle H	ige	P/V	M	С	Op 76 5	cod 43 2		Hex	No.of Bytes	No.of M Cycles		Comments
krithmetic ınd	DAA	Converts acc. content into pecked BCD following add or subtract with packed	1		X	1	X	P	•	1	00 1	00 1	11	27	1	i	4	Decima! adjust accumulator.
CPU Control Froups	CPL	BCD operands. A - Ā	•	•	x	1	x	•	1	•	00 1	01 1	11	2F	ì	1	4	Complement accumulator (one's
	NEG	A - 0 - A CY - <del>CY</del>	1	ı	X	1		V	1		11 1 01 0	000	100	44	2	2	8	complement). Negate acc. (two's complement).
	CCF SCF	CY = CY	•	:	x	X	x	•	0	1	00 1				1	1	4	Complement carry ilag. Set carry flag.
	NOP HALT	No operation CPU helted	:	:	x	·	x	:	•	:	00 0	<b>0</b> 0 (	000	00	1	i	4	Set carry flag.
	DI + EI +	IFF - 0 IFF - 1	•	•	X	:	X	:	•	•	11 1	10 (	11	F3	i	1	4	
	IM 0	Set interrupt mode 0	•	:	x	:	X	:	:	:	11 1	01 1	01	ED	2	1 2	4 8	
	IM )	Set interrupt	•	•	x	٠	X	•	•	•	01 0 11 1	01 1	01	ED	2	2	8	
	IM 2	mode 1 Set interrupt mode 2	•	•	x	•	X	•	•	•	01 0 11 1 01 0	01 1	01	ED	2	2	6	
	CY in	dicates the interrupt enable fli dicates the carry flip-flop- icates interrupts are not sample			end (	of El	or Di	I.										
6-Bit	ADD HL, sa	HL - HL+ss	•	•	X	x	X	•	0	1	00 s	u) (	101		1	3	11	ss Reg. 00 BC
Arithmetic Group	ADC HL, ss	HL - HL+ss+CY	ı	1	X	X	X	V	0	1	11 1 01 s			ED	2	4	15	01 DE 10 HL 11 SP
	SBC HL, sa	HL - HL - ss - CY		ı	X	X	X	٧	l	1	11 ; 01 s	01 .	101	ED	2	4	15	ii or
	ADD IX. pp	IX IX + pp	•	•	X	X	X	•	0	1	11 0 01 p	11 1	01	DD	2	4	15	pp Reg. 00 BC 01 DE 10 IX
	ADD IY, 11	iY - iY + 11	•	•	x	x	x	•	0	1	11 1 00 r			FD	2	4	15	11 SP rr Reg. 00 BC 01 DE 10 IY
	INC ss INC IX	as - as + 1 IX - IX + 1	:	:	X X	:	X	:	:	:	00 s			חח	1 2	1 2	6 10	11 SP
	INC IY	IY - IY + 1			x		x	•	•		00 I	00 (	11	23	2	2	10	
	DEC se	ss - ss - 1	•		x	•	X	•	•		00 I	00 ( sl 0	11	23	1	1	6	
	DEC IX	$ \begin{aligned} \mathbf{IX} &= \mathbf{IX} - 1 \\ \mathbf{IY} &= \mathbf{IY} - 1 \end{aligned} $	•		X	•	x	•	•	•	11 0 00 1 11 1	01 C	01 01	2B FD	2	2	10	
	pp is a	ny of the requiser pairs BC. DE ny of the requiser pairs BC. DE ny of the register pairs BC. DE	e. IX	SP.							00 1	01 0	111	2B				
lotate and Shift Group	RLCA	CY 7 0			х	0	x		0	ı	00 0	00 1	11	07	1	1	4	Rotate left circular
-	RLA [	CY - 7-0	•		x	0	x		0	ı	00 0	10 1	11	17	1	ı	4	accumulator. Rotate lelt
	RRCA	CY CY	•	•	x	0	x		0	1	00 00	1 10	11	OF	1	1	4	accumulator  Rotate right circular accumulator.
	RRA	7-0-CV	•	•	x	С	x	•	o	t	00 0	1 I	11	1 F	ì	1	4	Rotate right accumulator
	RLC r		1	t	X	0	x	P	0	1	11 00			СВ	2	2	8	Rotate left circular
	RLC (HL)		ı	1	x	0	x	Þ	0	1	00 00 11 00	0 10	11	СВ	2	1.4	15	register r r Reg
		r.(HL),(IX+d).(IY+d)	1	ı	x	0	x	P	0	ı	11 00	<b>d</b> .	11	DD CB	4	6	23	001 C 010 D 011 E 100 H 101 L
	RLC (IY + d)		ı	1	x	0	x	P	0	ı	11 11 11 00	11 10	0! 11	FD CB	4	6	23	
	AL m	CY 7 0	:	ı	x	0	x	Þ	o	1	00 00 01	O 1						Instruction format and states are as shown for RLC's
	RRC m	7 = r,(HL),(IX + d),(IY + d)	ı		x	0			0		00							To form new opcode replace 000 or RLC's

lotate and hift Group	Maemonic	Symbolic Operation	8	z		F)a H	90	P/V	H	c	71	Opcode 3 543 210	) He:	No.es	No.al M Cycles	No.of T States	Comments
Continued)	RR m	m = r.(HL).(IX + d).(IY + d)	ı	1	x	0	x	P	0	t		011					
	SLA m	$CY \leftarrow 7 \leftarrow 0 \leftarrow 0$ m = r,(HL),(IX + d),(IY + d)	ı	ı	x	0	X	P	0	ı		100					
	SRA m	m = r, (HL), (iX + d), (iY + d)	1	ı	x	0	X	P	0	1		101					
	SRL m	$0 \longrightarrow 7 \longrightarrow 0 \longrightarrow CY$ m = r.(HL).(IX + d).(IY + d)	1	!	X	0	X	P	0	1		Ш					
	RLD	7-43-0 7-43-0 A (HL)	1	t	X	0	X	P	0	•		101 10			5	18	Rotate digit left and right between the accumulator
	RRD	7-43-0 A (HL)	ı	1	x	0	x	P	0	•		101 10			5	18	and location (HL). The content of the upper half of the accumulator is unaffected.
Bit Set, Reset	BIT b, r	Z - r̄ <sub>b</sub>	х	:	х	1	х	х	0	•		001 01		2	2	8	r Reg.
and Test	BIT b. (HL)	$Z = (\overline{HL})_b$	x		х	1	х	х	0		01	l b г 100101	СВ	2	3	12	001 C
Group		$z = (\overline{IX + d})_b$				1					01	ь III 011 I0	)	4	5	20	010 D 011 E
	BII D, (IA+C	ND E = (IN + O/D	•	•	••	•	•		•		11	001 01 - d - b 11	CB	-			100 H 101 L 111 A
	BIT b. (IY + c	$(1)_b Z - (\overline{1Y + d})_b$	x	ı	x	ì	x	x	0	٠	11	111 10   001 01   d =	FD CB	4	5	20	b Bit Tested 000 0 001 1 010 2 011 3 100 4
																	101 5 110 6 111 7
	SET b, r	rb - 1	•	•	X	•	X	•	•	•		100101   br		2	2	8	
	SET b. (HL)	(HL) <sub>b</sub> - 1	•	•	X	•	X	•	•	•	11	001 01 b 11	CB	2	4	15	
	SET b. (IX+	d) $(IX + d)_b \leftarrow 1$	•	•	X	•	X	•	•	•	11	011 10 001 01	DD CB	4	6	23	
	SET b, (IY+	d) (IY+d) <sub>b</sub> - I	•	•	х	•	x	•	•	•	11 11	- d - ] b 11 1 111 10 1 001 01 - d	0 1 FD 1 CB	4	6	23	
	RES b, m	$m_b - 0$ m = r, (HL), (IX + d), (IY + d)	•	•	X	•	x	•	•	•		] ь п					To form new opcode replace opcode replace opcode replace opcode state opcode state opcode opcode state opcode state opcode state opcode opcode state opcode
	NOTES: The	notation mb indicates bit b (0	10 71	or la	catio	n m.	-										
Jump	JP nn	PC nn	•		х	•	х	•	•	•		1 000 0 - n	-	3	3	10	
Group	JP cc. nn	If condition cc is true PC — nn, otherwise continue	•	•	х	•	x	•	•	•	ì	- n - 1 cc 0 - n -	10	3	3	10	cc Condition 000 NZ non-zero 001 Z zero 010 NC non-carry 011 C carry 100 PO parity odd 101 PE parity even 110 P sign positive
	IR e	PC - PC+e	•	•	X	•	X	•	•	•		00 011 00 e-2		2	3	12	111 M sign negative
	JR C. e	If C = 0, continue	•	•	X	•	Х	•	•	•	(	00 111 00 - e-2	00 38	2	2	7	If condition not met.
		If C = 1. PC - PC+e											00 00	2	3	12	If condition is met.
	JR NC, •	If C = 1, continue	•	•	Х	•	X	•	•	•		00 110 0 - e-2		2	2	7	If condition not met.
		If $C = 0$ . PC - PC + e												2	3	12	If condition is met.
	JP Z, e	If Z = 0 continue	•	•	Х	•	X	•	•	•		00 101 0 e-2		2	2	7	If condition not met.
		If Z = 1. PC PC+e												2	3	12	If condition is met.
	JR NZ, e	If Z = 1, continue	•	•	X	•	Х	•	•	•		00 100 0 - e-2		2	2	7	If condition not met.  If condition is met.
		$\begin{array}{l} \text{If Z = 0,} \\ \text{PC - PC + e} \end{array}$											n. =-	2	3	12	n condition is met.
					X	•	Х	•	•	•		11 i01 0	ui E9	ı	1	4	
	JP (HL)	PC - HL PC - IX	٠	•			x					11 011 1		2	2	8	

ump Group	Mnomonic	Symbolic Operation	8	z		F	lags	<b>p</b> /	v M	c			PC0		Hex	No.of Bytes	No.of M Cycles	No.of T	
Continued)	JP (IY)	PC - IY		•	×	-:	×	•	•	•				_	FD	2	2	8	Comments
	DJNZ, •	B - B-1			x		x					11 1	101	001	E9 10	2	2	8	If B = 0.
		If B = 0, continue										- 6				•	•	Ů	11 2 - 0.
		If B ≠ 0, PC - PC+e														2	3	13	If B ≠ 0.
	NOTES: e repr	esents the extension in the r	elativo	add	700517	ng m	ode.							_					
	• is a ·	signed two's complement nu n the opcode provides an el 2 prior to the addition of e.	mber	in the	rang	70 <	-12	6, 12 PC	9 > . in inc	reme	nted								
		- prior to the desiron of e.																	
Call and Return Group	CALL nn	(SP-1) PC <sub>H</sub> (SP-2) PC <sub>L</sub> PC nn	•	•	X	•	х	•	•	•			n		CD	3	5	17	
	CALL cc, nn	If condition cc is false	•	•	X	•	X	•	•	•		11		00		3	3	10	If cc is false.
		continue, otherwise same as CALL nn												-		3	5	17	If cc is true.
	RET	PC <sub>L</sub> - (SP) PC <sub>H</sub> - (SP+1)	•	•	X	•	x	•	•	•	1	1 0	01 (	001	C9	1	3	10	
	RET cc	If condition cc is false	•	•	X	•	x	٠	•	•	1	11 4	cc 0	00		1	1	5	If cc is false.
		continue, otherwise														ı	3	11	If cc is true.
		same as RET																	cc         Condition           000 NZ         non-zero           001 Z         zero
	RETI	Return from interrupt	•	. •	X	•	X	•	٠	٠		1 10			ED 4D	2	4	14	010 NC non-carry 011 C carry
	RETNI	Return from non-maskable interrupt	•	•	X	•	X	٠	•	•	1	1 10	10	101	ED	2	4	14	100 PO penty odd 101 PE parity even 110 P sign positive 111 M sign negative
	RST p	(SP - 1) - PCH	•	•	x	•	x	•	•	•	1	1 1	t 1	11		1	3	41	t p
		(SP - 2) - PC <sub>L</sub> PC <sub>H</sub> - 0																	000 00H 001 08H
		PCL - p																	010 10H 011 18H
																			100 20H 101 28H
																			110 30H 111 38H
	NOTE: 'RETN I	oads IFF <sub>2</sub> - IFF <sub>1</sub>																	
nput and	IN A, (n)	A - (n)			х		х				1	1 01	11 0	111	DB	2	3	11	n to A <sub>0</sub> ~ A <sub>7</sub>
Output Group	IN r, (C)	r - (C)	ı	ı	x	1	X	P	0		1	- : I IC	1 1	01	ED	2	3	12	Acc. to A <sub>8</sub> ~ A <sub>15</sub> C to A <sub>0</sub> ~ A <sub>7</sub>
		if r = 110 only the flags will be affected		0							0	l r	. 0	00					B to A8 ~ A15
	INI	(HL) - (C)	x	_	X	x	X	x	1			1 10				2	4	16	C to A <sub>0</sub> ~ A <sub>7</sub>
	taro.	B + B - 1 HL + HL + 1	v		.,		.,					0 10							B to A8 ~ A15
	INIR	(HL) - (C) B - B - 1	X	1	X	X	Х	X	1	•		1 10 0 11					5 If B≠0)	21	C to A <sub>0</sub> ~ A <sub>7</sub> B to A <sub>8</sub> ~ A <sub>15</sub>
		HL - HL + 1 Repeat until														2	4 (If B = 0)	16	
	IND	B = 0	v	Φ	,									۵.					
	MD	(HL) ← (C) B ← B − 1	X	1	X	Х	X	Х	1	•	1.	1 10	1 1 1 0	01 10	ED AA	2	4	16	C to A <sub>0</sub> ~ A <sub>7</sub> B to A <sub>8</sub> ~ A <sub>15</sub>
	INDR	HL HL - I (HL) (C)	X	1	x	x	X	x	1	•	1.	1 10	1 1	01	ED	2	5	21	C to A <sub>0</sub> ~ A <sub>7</sub>
		B ← B − 1 HL ← HL − 1									10	0 11	10	10 1	ВA	2	If B≠0} 4	16	B to A8 ~ A15
	OUT (-: •	Repeat until B = 0					**										If B = 0)		
	OUT (n), A	(n) - A	•	•	X	•	X	•	•	•		101	າ -	-		2	3	11	n to A <sub>0</sub> ~ A <sub>7</sub> Acc. to A <sub>8</sub> ~ A <sub>15</sub>
	OUT (C), r	(C) + r	•	0	Х	•	Х	•	•	•		1 10 1 r			ED	2	3	12	C to A <sub>0</sub> ~ A <sub>7</sub> B to A <sub>8</sub> ~ A <sub>15</sub>
	OUTI	(C) - (HL) B - B - 1	X	Ī	x	X	x	X	1	•		1 10				2	4	16	C to A <sub>0</sub> ~ A <sub>7</sub>
	OTIR	B + B-1 HL + HL + 1 (C) = (HL)	v	1	v	v	v	v	,	_		10							B to A <sub>8</sub> ~ A <sub>15</sub>
	O I III	(C) - (HL) B - B-1 HI - HI + 1	۸	1	۸	٨	X	۸	1	•		1 10				2 (	5 II B≠0)	21	C to A <sub>0</sub> - A <sub>7</sub> B to A <sub>8</sub> - A <sub>15</sub>
		HL ← HL + 1 Repeat until														2 (	4 If B = 0)	16	
	OUTD	B = 0		Φ	v		ų.												
	OUTD	(C) (HL) B B 1 HL HL 1	Х	ı	X	X	X	Х	1	•	iC	10	1 10	01 <b>1</b>	ED AB	2	4	16	C to A <sub>0</sub> ~ A <sub>7</sub> B to A <sub>8</sub> ~ A <sub>15</sub>
		11L - 11L-1		_															

Input and Output Group (Continued)	Mnomonic OTDR	(C) (HL) B B 1 HL HL 1	ic 103	s x	1	x	Fla H	_ 1	<b>P/∀</b> X	H C	10 111 011 (If B≠0) B to Ag ~ A <sub>15</sub> 2 4 16
Summary of		Repeat until B = 0	D <sub>7</sub>							_	(If B = 0)
Flag	Instruction		8	Z		H		P/V	N	D <sub>0</sub>	Comments
Operation	ADD A, s: A SUB s; SBC	ADC A, 8 A, 5; CP 5; NEG	1	1	X X	ı	X	V	0	1	8-bit add or add with carry. 8-bit subtract, subtract with carry, compare and negate accumulator.
	OR s. XOR s		1	1	X	0	X	P P V	0	0}	Logical operations. 8-bit increment.
	INC . DEC .		1	l l	X X X	! ! X	X X X	Ÿ	1	:	8-bit decrement. 16-bit add.
	ADD DD, se ADC HL, se		1	!	X	X	X	V	0	1	16-bit add with carry. 16-bit subtract with carry.
	SBC HL, ss RLA, RLCA, RL m; RLC i	RRA; RRCA	:	;	X	0	X X	P	0	i	Rotate accumulator. Rotate and shift locations.
	RRC m; Si SRA m; Si	LA m;	•	•	^	•	-	•	·	•	
	RLD; RRD		1	:	X	0	X	P P	0	•	Rotate digit left and right. Decimal adjust accumulator.
	CPL SCF		:	:	X	0	X	:	0	1	Complement accumulator. Set carry.
	CCF IN r (C)		i	1	X	<b>X</b> 0	X	P P	0	•	Complement carry. Input register indirect.
	INI, IND, OI INIR; INDR;	JTI; OUTD OTIR; OTDR	X	1	X	X	X	X	1	:}	Block input and output. $Z = 0$ if $B \neq 0$ otherwise $Z = 0$ .
	LDI; LDD LDIR; LDDR		X	X	X	0	X	0	0	:}	Block transfer instructions. $P/V = 1$ if $BC \neq 0$ , otherwise $P/V = 0$ .
	CPI; CPIR;		х	1	х	X	X	1	1	•	Block search instructions. Z = 1 if A = (HL), otherwise Z = 0. P:V = 1 if BC ≠ 0, otherwise P:V = 0. The content of the interrupt enable flip-flop (IFF) is copied into the P:V flag.
	LD A, I, LD BIT b, s	A, R	X	ı	X	0	X	IFF X	0	:	The state of bit b of location s is copied into the Z flag.
Symbolic Symbolic	Symbol			Ори	rat	lon					Symbol Operation
Notation	s	Sign flag. S = Zero flag. Z =									
	Z P/V	Parity or overf	low f	lag.	Par	ity (	(P) á	and	ove	rflow	<ul> <li>The flag is unchanged by the operation.</li> </ul>
		(V) share the s this flag with the								s att	ffect 0 The flag is reset by the operation.  The flag is set by the operation.
		arithmetic ope	ratio	ns a	fect	this	s fla	g w	ith t		X The flag is a "don't care."  Y = V P/V flag affected according to the overflow i
		overflow of the	of the	e ope	erati	on i	is e	en,	P/V	′ =	0 if of the operation.
		result is odd. I the result of th	F P/N	/ hol	ds o	over	flow	r, Pa eda	/V =	= li verflo	if P P/V tlag affected according to the parity residue. the operation.
	Н	Half-carry flag	. H	= 1	if th	e ac	dd c	or su	ubtre	act	r Any one of the CPU registers A, B, C, D, E,
		operation products bit 4 of the acc				/ int	0 0	r bo	rrov	v tro	allowed for the particular instruction.
	N	Add/Subtract	flag.	N =		if th	e pi	evi	ous	oper	era- ss Any 16-bit location for all the addressing me allowed for that instruction.
	H & N	tion was a sub H and N flags	are i	used							ne ii Any one of the two index registers IX or IY.
		decimal adjust rect the result									
		addition or sul	btrac	tion							nn 16-bit value in range < 0, 65535 >.
	С	packed BCD for Carry/Link flag			ift	he o	opei	ratio	n p	rodu	uced
	_	a carry from th									
•											

#### Pin Descriptions

**A<sub>0</sub>-A<sub>15</sub>.** Address Bus (output, active High, 3-state). A<sub>0</sub>-A<sub>15</sub> form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

**BUSACK.** Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.

BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

**D<sub>0</sub>-D<sub>7</sub>.** Data Bus (input/output, active High, 3-state).  $D_0$ - $D_7$  constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

**HALT.** Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

**INT.** Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these applications.

 $\overline{\text{IORQ}}.$  Input/Output Request (output, active Low, 3-state).  $\overline{\text{IORQ}}$  indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation.  $\overline{\text{IORQ}}$  is also generated concurrently with  $\overline{\text{Ml}}$  during an interrupt acknowledge cycle to indicate that an interrupt response vector can be

placed on the data bus.

MI. Machine Cycle One (output, active Low). MI, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. MI, together with IORQ, indicates an interrupt acknowledge cycle.

MREQ. Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

NMI. Non-Maskable Interrupt (input, active Low). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

**RD.** Memory Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

**RESET.** Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

**RFSH.** Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.

**WAIT.** Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.

**WR.** Memory Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

#### **CPU Timing**

The Z80 CPU executes instructions by proceeding through a specific sequence of operations:


- Memory read or write
- I/O device read or write
- Interrupt acknowledge

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. The falling edge of MREQ can be used directly as a Chip Enable to dynamic memories. When active, RD indicates that the memory data can be enabled onto the CPU

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

data bus.

The CPU samples the WAIT input with the rising edge of clock state T3. During clock states T3 and T4 of an M1 cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



NOTE:  $T_{\mathbf{w}}$ -Wait cycle added when necessary for slow ancilliary devices.

Figure 5. Instruction Opcode Fetch

**Memory Read or Write Cycles.** Figure 6 shows the timing of memory read or write cycles other than an opcode fetch  $(\overline{Ml})$  cycle. The  $\overline{MREQ}$  and  $\overline{RD}$  signals function exactly as in the fetch cycle. In a memory write cycle,  $\overline{MREQ}$  also becomes active when the address

bus is stable, so that it can be used directly as a Chip Enable for dynamic memories. The  $\overline{WR}$  line is active when the data bus is stable, so that it can be used directly as an  $R/\overline{W}$  pulse to most semiconductor memories.





Figure 6. Memory Read or Write Cycles

**Input or Output Cycles.** Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically

inserts a single Wait state  $(T_{\mathbf{w}})$ . This extra Wait state allows sufficient time for an I/O port to decode the address and the port address lines.




NOTE:  $T_{\mathbf{w}^*} = \text{One Wait cycle automatically inserted by CPU}$ .

Figure 7. Input or Output Cycles

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an interrupt is accepted, a special  $\overline{\rm Ml}$  cycle is generated.

During this  $\overline{\text{M1}}$  cycle,  $\overline{\text{IORQ}}$  becomes active (instead of  $\overline{\text{MREQ}}$ ) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.



NOTE: 1) TL = Last state of previous instruction.


2) Two Wait cycles automatically inserted by  $\mbox{CPU}(\mbox{\ensuremath{}^{*}}).$ 

Figure 8. Interrupt Request/Acknowledge Cycle

#### Non-Maskable Interrupt Request Cycle.

NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to

that of a normal memory read operation except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the  $\overline{NMI}$  service routine located at address 0066H (Figure 9).



\*Although NMI is an asynchronous input, to quarantee its being recognized on the following machine cycle, NMI's falling edge

must occur no later than the rising edge of the clock cycle preceding  $T_{\mbox{\footnotesize{LAST}}}.$ 

Figure 9. Non-Maskable Interrupt Request Operation

Bus Request/Acknowledge Cycle. The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 10). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR

lines to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.





Figure 10. Bus Request/Acknowledge Cycle

Halt Acknowledge Cycle. When the CPU receives a  $\overline{HALT}$  instruction, it executes NOP states until either an  $\overline{INT}$  or  $\overline{NMI}$  input is

received. When in the Halt state, the HALT output is active and remains so until an interrupt is processed (Figure 11).



NOTE: INT will also force a Halt exit.

\*See note, Figure 9.

Figure 11. Halt Acknowledge Cycle

Reset Cycle. RESET must be active for at least three clock cycles for the CPU to properly accept it. As long as RESET remains active, the address and data buses float, and the control outputs are inactive. Once RESET goes

inactive, two internal T cycles are consumed before the CPU resumes normal processing operation. RESET clears the PC register, so the first opcode fetch will be to location 0000 (Figure 12).




Figure 12. Reset Cycle

C harac- pristics	Number	Symbol	Parameter	Z80 Min (ns)	CPU Max (ns)	Z80A Min (ns)	CPU Max (ns)	Z80B Min (ns)	CPU Max (ns)
	1	TcC	Clock Cycle Time	400°		250°		165*	
	2	TwCh	Clock Pulse Width (High)	180*		110*		65*	
	3	TwCl	Clock Pulse Width (Low)	180	2000	110	2000	65	2000
	4	TfC	Clock Fall Time	_	30	_	30		20
	5 <b>—</b>	-TrC	Clock Rise Time		<del></del> 30 <del></del>	·	— 30 —		<u> </u>
	6	TdCr(A)	Clock 1 to Address Valid Delay	_	145	_	110		90
	7	TdA(MREQf)	Address Valid to MREQ  1 Delay	125*	_	65*		35*	
	8	TdCf(MREQf)	Clock I to MREQ I Delay		100	_	85	_	70
	9	TdCr(MREQr)	Clock 1 to MREQ 1 Delay		100		85	_	70
	10 —	TwMREQh	- MREQ Pulse Width (High)	<del></del> 170*		— 110* -		65*	
	11	TwMREQ1	MREQ Pulse Width (Low)	360*		220*		135*	_
	12	TdCf(MREQr)	Clock I to MREQ † Delay		100	. —	85	_	70
	13	TdCf(RDf)	Clock I to RD I Delay	_	130		95	_	80
	14	TdCr(RDr)	Clock 1 to RD 1 Delay	_	100	_	85		70
	15	-TsD(Cr)	- Data Setup Time to Clock †	<del></del>		35		30	
	16	ThD(RDr)	Data Hold Time to RD †	_	0		0		(
	17	TsWAIT(Cf)	WAIT Setup Time to Clock	70		70		60	_
	18	ThWAIT(Cf)	WAIT Hold Time after Clock 1	_	0	_	0	_	(
	19	TdCr(M1f)	Clock ! to MI   Delay	_	130		100		80
	20 —	-TdCr(Mlr)	Clock t to MI t Delay —		<del>-</del> 130		<del>-</del> 100		80
	21	TdCr(RFSHf)	Clock 1 to RFSH ↓ Delay		180		130	_	110
	22	TdCr(RFSHr)	Clock ! to RFSH ! Delay		150		120	· <u></u>	100
	23	TdCf(RDr)	Clock I to RD 1 Delay		110	_	85	_	70
	24	TdCr(RDf)	Clock 1 to RD   Delay	_	100	_	85		70
	25	TsD(Cf)	- Data Setup to Clock I during — M <sub>2</sub> , M <sub>3</sub> , M <sub>4</sub> or M <sub>5</sub> Cycles	60		<del></del> 50		40 -	
	26	TdA(IORQf)	Address Stable prior to <del>IORQ</del> 1	320*	_	180*	_	110*	_
	27	TdCr(IORQf)	Clock 1 to IORQ   Delay		90	_	75	_	65
	28	TdCf(IORQr)	Clock I to IORQ † Delay	_	110		85	_	70
	29	TdD(WRf)	Data Stable prior to WR	190*	_	80*	_	25*	
	30 <b>—</b>	TdCf(WRf)	Clock I to WR I Delay		<del></del> 90 <del></del>		— 80 —		<del></del>
	31	TwWR	WR Pulse Width	360*	_	220*		135*	_
	32	TdCf(WRr)	Clock ↓ to WR ↑ Delay		100	_	80		70
	33	TdD(WRf)	Data Stable prior to WR I	20*	_	-10*	_	-55*	_
	34	TdCr(WRf)	Clock † to WR   Delay		80	_	65	_	60
	35 —	- TdWRr(D)	- Data Stable from WR t	— 120*·		60*-		<u> </u>	<del></del> .
	36	TdCf(HALT)	Clock I to HALT 1 or I	_	300		300	_	260
	37	TwNMI	NMI Pulse Width	80		80		70	
	38		BUSREQ Setup Time to Clock †	80	_	50	_	50	

<sup>\*</sup>For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table on the following page.

Number	Symbol	Parameter	Z80 Min (ns)	CPU Max (ns)	Z80A Min (ns)	CPU Max (ns)	Z80B Min (ns)	CPU Man (ns)
39	ThBUSREQ(Cr)	BUSREQ Hold Time after Clock †	0	_	0		0	_
40	-TdCr(BUSACKf)	-Clock 1 to BUSACK   Delay		<del></del> 120	<del>.</del>	<u> 100 – </u>		<b>—</b> 90
41	TdCf(BUSACKr)	Clock I to BUSACK 1 Delay	_	110		100	_	90
42	TdCr(Dz)	Clock 1 to Data Float Delay		90		90	_	80
43	TdCr(CTz)	Clock 1 to Control Outputs Float Delay (MREQ, IORQ, RD, and WR)	-	110	-	80	_	70
44	TdCr(Az)	Clock 1 to Address Float Delay	_	110	_	90		80
45	-TdCTr(A)	- Address Stable after MREQ 1,—— IORQ 1, RD 1, and WR 1	<del>-</del> 160*		80*		—— 35 <b>*</b>	
46	TsRESET(Cr)	RESET to Clock   Setup Time	90		60		60	_
47	ThRESET(Cr)	RESET to Clock   Hold Time		0	_	0		C
48	TsINTf(Cr)	INT to Clock ! Setup Time	80	_	80		70	_
49	ThINTr(Cr)	INT to Clock 1 Hold Time		0	_	0		(
50 <del></del>	- TdM1f(IORQf) —	- MI ↓ to IORQ ↓ Delay	<b>-</b> 920°	-	— 565°		365°	
51	TdCf(IORQf)	Clock I to IORQ I Delay	_	110	_	<b>8</b> 5	_	70
52	TdCf(IORQr)	Clock † to IORQ † Delay	_	100	_	85		70
53	TdCf(D)	Clock I to Data Valid Delay		230	_	150	_	130

<sup>\*</sup>For clock periods other than the minimums shown in the table, calculate parameters using the following expressions. Calculated values above assumed TrC = TrC = 20 ns.

#### Footnotes to AC Characteristics

Number	Symbol	<b>Z8</b> 0	Z80A	Z\$0B
1	TcC	TwCh + TwCl + TrC + TfC	TwCh + TwCl + TrC +TfC	TwCh + TwCl + TrC + TfC
2	TwCh	Although static by design, TwCh of greater than 200 μs is not guaranteed	Although static by design, TwCh of greater than 200 µs is not guaranteed	Although static by design, TwCh of greater than 200 μs is not guaranteed
7	TdA(MREQf) -	TwCh + TfC - 75	- TwCh + TfC - 65	- TwCh + TfC - 50
10	TwMREQh	TwCh + TiC - 30	TwCh + TfC - 20	TwCh + TfC - 20
11	TwMREQ1	TcC - 40	TcC - 30	TcC - 30
26	TdA(IORQf)	TcC - 80	TcC - 70	TcC - 55
29	TdD(WRf)	TcC - 210	TcC - 170	TcC - 140
31	TwWR	TcC - 40	TcC - 30	TcC - 30
33	TdD(WRf)	TwC1 + TrC - 180	TwCl + TrC - 140	TwC1 + TrC - 140
35	TdWRr(D)	TwC1 + TrC - 80	TwC1 + TrC - 70	TwCl + TrC - 55
45	TdCTr(A)	TwC1 + TrC - 40	TwC1 + TrC - 50	TwCl + TrC - 50
50	TdM1f(IORQf)	2TcC + TwCh + TfC - 80	2TcC + TwCh + TfC - 65	2TcC + TwCh + TfC - 50

AC Test Conditions: VIH = 2.0 V VIL = 0.8 V VIHC = V<sub>CC</sub> -0.6 V VILC = 0.45 V

#### **Absolute** Maximum Ratings

Storage Temperature . . . . . -65°C to +150°C Temperature under Bias ...... Specified operating range Voltages on all inputs and outputs with respect to ground . -0.3~V to +7~V

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device: This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Standard Test Conditions


The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

■ 0°C to +70°C,  $+4.75 \text{ V} \le \text{V}_{CC} \le +5.25 \text{ V}$ 

■ -40°C to +85°C, +4.75  $V \le V_{CC} \le +5.25 V$ 

-55°C to +125°C,  $+4.5~\mathrm{V} \leq \mathrm{V}_{\mathrm{CC}} \leq +5.5~\mathrm{V}$ 

All ac parameters assume a load capacitance of 50 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for address and control lines.



#### Unit DC Min Test Condition Symbol Parameter Мαх Character--0.3 0.45 $v_{\rm ILC}$ Clock Input Low Voltage istics $v_{\rm IHC}$ ٧ Clock Input High Voltage $V_{CC}$ -.6 $V_{\rm CC} + .3$ ٧ -0.3 $V_{1L}$ Input Low Voltage 8.0 ٧ 2.0 $V_{\text{IH}}$ Input High Voltage $V_{CC}$ ٧ $v_{ol}$ Output Low Voltage 0.4 $I_{OL} = 1.8 \text{ mÅ}$ V $I_{OH} = -250 \,\mu\text{A}$ $V_{OH}$ Output High Voltage 2.4 Power Supply Current $I_{CC}$ 150¹ **Z80** mΑ 780 A $200^{2}$ mΑ

Z80B

Input Leakage Current

3-State Output Leakage Current in Float

-10

200

10

mΑ

μΑ

μΑ

 $V_{IN} = 0$  to  $V_{CC}$ 

 $V_{OUT} = 0.4 \text{ to } V_{CC}$ 

Capacitance	Symbol	Parameter	Min	Max	Unit	Note
	C <sub>CLOCK</sub>	Clock Capacitance		35	рF	
	$C_{IN}$	Input Capacitance		5	рF	Unmeasured pins returned to ground
	$C_{OUT}$	Output Capacitance		10	рF	returned to ground

TA = 25°C, t = 1 MHz.

 $I_{LI}$ 

 $I_{\text{LEAK}}$ 

For military grade parts, I<sub>CC</sub> is 200 mA.
 Typical rate for Z80A is 90 mA.

 $<sup>10^{3}</sup>$ 3.  $A_{15}$ - $A_{0}$ ,  $D_{7}$ - $D_{0}$ ,  $\overline{MREQ}$ ,  $\overline{IORQ}$ ,  $\overline{RD}$ , and  $\overline{WR}$ .

Ordering Information	Product Number	Package/ Temp	Speed	Description	Product Number	Package/ Temp	Speed	Description
	Z8400	CE	2.5 MHz	Z80 CPU (40-pin)	Z8400A	DE	4.0 MHz	Z80A CPU (40-pin
	Z8400	CM	2.5 MHz	Same as above	Z8400A	DS	4.0 MHz	Same as above
	<b>Z84</b> 00	CMB	2.5 MHz	Same as above	Z8400A	PE	4.0 MHz	Same as above
	Z8400	CS	2.5 MHz	Same as above	Z8400A	PS	4.0 MHz	Same as above
	Z8400	DE	2.5 MHz	Same as above	Z8460B	CE	6.0 MHz	Z80B CPU (40-pin)
	Z8400	DS	2.5 MHz	Same as above	Z8400B	CM	6.0 MHz	Same as above
	Z8400	PE	2.5 MHz	Same as above	Z8400B	CMB	6.0 MHz	Same as above
	Z8400	PS	2.5 MHz	Same as above	Z8400B	CS	6.0 MHz	Same as above
	Z8400A	CE	4.0 MHz	Z80A CPU (40-pin)	Z8400B	DE	6.0 MHz	Same as above
	Z8400A	CM	4.0 MHz	Same as above	Z8400B	DS	6.0 MHz	Same as above
	Z8400A	СМВ	4.0 MHz	Same as above	Z8400B	PE	6.0 MHz	Same as above
	Z8400A	CS	4.0 MHz	Same as above	Z8400B	PS	6.0 MHz	Same as above

NOTES: C = Ceramic, D = Cerdip, P = Plastic; E = .40°C to +85°C, M = .55°C to +125°C, MB = .55°C to +125°C with MIL STD-883 Class B processing, S = 0°C to +70°C.

#### APPENDIX G

8251/8251A USART DATA SHEET



#### PROGRAMMABLE COMMUNICATION INTERFACES

#### DESCRIPTION

The μPD8251 and μPD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters (USARTs) are designed for microcomputer systems data communications. The USART is used as a peripheral and is programmed by the 8080A or other processor to communicate in commonly used serial data transmission techniques including IBM Bi-Sync. The USART receives serial data streams and converts them into parallel data characters for the processor. While receiving serial data, the USART will also accept data characters from the processor in parallel format, convert them to serial format and transmit. The USART will signal the processor when it has completely received or transmitted a character and requires service. Complete USART status including data format errors and control signals such as TxE and SYNDET, is available to the processor at any time.

#### FEATURES

- Asynchronous or Synchronous Operation
  - Asynchronous:

Five 8-Bit Characters

Clock Rate - 1, 16 or 64 x Baud Rate

Break Character Generation

Select 1, 1-1/2, or 2 Stop Bits

False Start Bit Detector

Automatic Break Detect and Handling (µPD8251A)

- Synchronous:

Five 8-Bit Characters

Internal or External Character Synchronization

Automatic Sync Insertion

Single or Double Sync Characters

- Baud Rate (1X Mode) DC to 56K Baud (μPD8251)
  - DC to 64K Baud (μPD8251A)
- Full Duplex, Double Buffered Transmitter and Receiver
- · Parity, Overrun and Framing Flags
- Fully Compatible with 8080A/8085/μPD780 (Z80TM)
- All Inputs and Outputs are TTL Compatible
- Single +5 Volt Supply, ±10%
- Separate Device Receive and Transmit TTL Clocks
- 28 Pin Plastic DIP Package
- N-Channel MOS Technology

#### PIN CONFIGURATION

#### 02 🗖 28 D D1 D3 🗖 27 🗖 🗅 26 🗖 VCC 8x0 🗖 GND [ 25 RxC 24 DTR D4 [ D<sub>5</sub> 23 ATS 22 DSR D<sub>6</sub> 8251/ D7 🗖 8 21 RESET TxC 9 20 D CLK 19 🗖 T×D 01 D AW CS [ 18 TXE 17 CTS C:D 16 SYNDET (µPD8251) SYNDET/BD (µPD8251A) RD 🗖 13 RXRDY 14 15 TARDY

#### PIN NAMES

D <sub>7</sub> ·D <sub>0</sub>	Data Bus (8 bits)
C/D	Control or Data is to be Written or Read
RĎ	Read Oata Command
WR	Write Data or Control Command
<del>cs</del>	Chip Enable
CLK	Clock Pulse (TTL)
RESET	Reset
TxC	Transmitter Clock (TTL)
TxD	Transmitter Data
RxC	Receiver Clack (TTL)
RxD	Receiver Data
RxRDY	Receiver Ready (has character for 8080)
TxRDY	Transmitter Ready (ready for char, from 8080)
OSR	*Data Set Ready
OTR	Data Terminal Ready
SYNDET	Sync Detect
SYNDET/BD	Sync Detect/Break Detect
RTS	Request to Send Data
CTS	Clear to Send Data
TxE	Transmitter Empty
VCC	+5 Volt Supply
GND	Ground

TM: Z80 is a registered trademark of Zilog.

Rev/4

## μPD8251/8251A

The  $\mu$ PD8251 and  $\mu$ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters are designed specifically for 8080 microcomputer systems but work with most 8-bit processors. Operation of the  $\mu$ PD8251 and  $\mu$ PD8251A, like other I/O devices in the 8080 family, are programmed by system software for maximum flexibility.

FUNCTIONAL DESCRIPTION

In the receive mode, the  $\mu$ PD8251 or  $\mu$ PD8251A converts incoming serial format data into parallel data and makes certain format checks. In the transmit mode, it formats parallel data into serial form. The device also supplies or removes characters or bits that are unique to the communication format in use. By performing conversion and formatting services automatically, the USART appears to the processor as a simple or "transparent" input or output of byte-oriented parallel data.

μPD8251A FEATURES AND ENHANCEMENTS

The  $\mu$ PD8251A is an advanced design of the industry standard 8251 USART. It operates with a wide range of microprocessors, including the 8080, 8085, and  $\mu$ PD780 (Z80<sup>TM</sup>). The additional features and enhancements of the  $\mu$ PD8251A over the  $\mu$ PD8251 are listed below.


- The data paths are double-buffered with separate I/O registers for control, status, Data In and Data Out. This feature simplifies control programming and minimizes processor overhead.
- 2. The Receiver detects and handles "break" automatically in asynchronous operations, which relieves the processor of this task.
- 3. The Receiver is prevented from starting when in "break" state by a refined Rx initialization. This also prevents a disconnected USART from causing unwanted interrupts.
- 4. When a transmission is concluded the TxD line will always return to the marking state unless SBRK is programmed.
- The Tx Disable command is prevented from halting transmission by the Tx Enable Logic enhancement, until all data previously written has been transmitted. The same logic also prevents the transmitter from turning off in the middle of a word.
- Internal Sync Detect is disabled when External Sync Detect is programmed. An External Sync Detect Status is provided through a flip-flop which clears itself upon a status read.
- 7. The possibility of a false sync detect is minimized by:
  - ensuring that if a double sync character is programmed, the characters be contiguously detected.
  - clearing the Rx register to all Logic 1s (VOH) whenever the Enter Hunt command is issued in Sync mode.
- 8. The  $\overline{RD}$  and  $\overline{WR}$  do not affect the internal operation of the device as long as the  $\mu PD8251A$  is not selected.
- 9. The µPD8251A Status can be read at any time, however, the status update will be inhibited during status read.
- 10. The  $\mu$ PD8251A has enhanced AC and DC characteristics and is free from extraneous glitches, providing higher speed and improved operating margins.
- 11. Baud rate from DC to 64K.

C/D RD WR CS 0 0 0 1  $\mu PD8251/\mu PD8251A \rightarrow Data Bus$ 0 1 0 0 Data Bus → μPD8251/μPD8251A 0 0 Status → Data Bus 1 1 0 0 1 Data Bus → Control 1 X X X 1 Data Bus → 3-State 0 Х 1

BASIC OPERATION

TM: Z80 is a registered trademark of Zilog.

#### **BLOCK DIAGRAM**



#### ABSOLUTE MAXIMUM **RATINGS\***

Operating Temperature	$0^{\circ}$ C to $+70^{\circ}$ C
Storage Temperature	-65°C to +125°C
Ali Output Voltages	-0.5 to +7 Volts
All Input Voltages	-0.5 to +7 Volts
Supply Voltages	-0.5 to +7 Valts

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

#### DC CHARACTERISTICS

$T_a =$	0,C	to 70°	C; Vcc	= 5.0V	+ 10%;	GND = 0V.
---------	-----	--------	--------	--------	--------	-----------

				LIMITS	3		1			
	1	PD8251بر		μPD8251A		}				
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	MAX	UNIT	TEST CONDITIONS		
Input Low Voltage	VIL	-0.5		0.8	0.5	0.8	V			
Input High Voltage	VIH	2.0		Vcc	2.0	Vcc	V			
Output Low Voltage	VOL			0.45		0.45	v	μPD8251: I <sub>OL</sub> = 1.7 mA		
	VOL			0.45		0.45	· V	μ <b>PD825</b> 1A: I <sub>OL</sub> = 2.2 mA		
Output High Voltage	∨он	2.4			2.4			,,	v	μPD8251: I <sub>OH</sub> = -100 μA
7 3 1340	•04	2			2.4		v	μPD8251A: I <sub>OH</sub> = -400 μA		
Data Bus Leakage	'DL			-50		-10		V <sub>OUT</sub> = 0.45V		
	.01			10		10	μА	V <sub>OUT</sub> = V <sub>CC</sub>		
Input Load Current	HL			10		10	μА	At 5.5V		
Power Supply Current	loo		45	80		100		μPD8251A: All Outputs =		
	'cc		40	80		100	mA	Logic 1		

CAPACITANCE Ta = 25°C; VCC = GND = 0V

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			10	pF	fc = 1 MHz
I/O Capacitance	C <sub>1/O</sub>			20	pF	Unmeasured pins returned to GND

 $T_a = 0^{\circ} C \text{ to } 70^{\circ} C; V_{CC} = 5.0 V + 10\%; GND = 0 V$ 

	Ī	LIMITS			- 1		T	
	1	μPi	D8251		8215A		TEST	
PARAMETER	SYMBOL	MIN MAX		MIN MAX		UNIT	CONDITIONS	
	<u> </u>	RE	AD	·				
Address Stable before READ, (CS, C/D)	¹AB	50		0		ns.	T	
Address Hold Time for READ, (CS, CD)	18A	5	·	-		ns		
READ Pulse Width	¹ tRR	430		250		ns	<u> </u>	
Data Delay from READ	18D	<b></b>	350		200	ns	μPD8251 C <sub>L</sub> · 100 μF	
Date Deray Holly HEAD	יחט				100	113	#PD8251A CL - 150 pF	
READ to Data Floating	†DF	25	200	10	100	ns	μPD8251 C <sub>L</sub> = 15 pF	
		WR	<u> </u>				C[ - 13pr	
Address Stable before WRITE	¹AW	20		0		ns	1	
Address Hold Time for WRITE	twa.	20	<del> </del>	0		ns	<del> </del>	
WRITE Pulse Width	tww	400		250				
Data Set-Up Time for WRITE	tDW.	200		150		ns		
Data Hold Time for WRITE	twp	40		0		ns		
Recovery Time Between WRITES (2)	IRV	6		6		ns	<b>†</b>	
	, MV	<b>.</b>		L°		(CY	<u> </u>	
Clock Period (3)		0THER 1	1.35	200				
Clock Pulse Width High	tCY	220		0.32	1.35	μs		
Clock Pulse Width Low	VoW	220	0.7tCY	90	tCY-90	ns		
Clock Rise and Fall Time	low .	0	50			ns		
TxD Delay from Falling Edge of TxC	tR.tF	<u> </u>	1 30	5	20	ns		
Rx Data Set-Up Time to Sampling Pulse	¹DTx	2	<u> </u>	2	1	μS		
Rx Data Hold Time to Sampling Pulse	¹\$Rx	2		2		μs	µPD8251 CL = 100 pF	
Transmitter Input Clock Frequency	†HRx	<del></del>	<del>                                     </del>	-		μS		
1X Baud Rate	¹Tx	DC	56		64	kHz		
16X Baud Rate 64X Baud Rate	1	DC	520		310	kHz		
Transmitter Input Clock Pulse Width		DC	520		615	kHz		
1X Baud Rate	<sup>†</sup> TPW	12		12		tcy		
16X and 64X Baud Rate		1	-	1		1CY		
Transmitter Input Clock Pulse Delay	<sup>†</sup> TPD							
1X Baud Rate 16X and 64X Baud Rate		15		15		1CY		
Receiver Input Clock Frequency	f <sub>Bx</sub>			3		(CY		
1X Baud Rate	'Hx	DÇ	56		64	kHz		
16X Baud Rate 64X Baud Rate		DC DC	520 520		310	kHz		
Receiver Input Clock Pulse Width	<del></del>	-	520		615	kHz		
1X Baud Rate	†RPW	12		12		†CY		
16X and 64X Baud Rate		1		1		1CY	· · · · · · · · · · · · · · · · · · ·	
Receiver Input Clock Pulse Delay 1X Baud Rate	1RPD							
16X and 64X Baud Rate		15		15		1CY	_	
TxRDY Delay from Center of Data Bit	'Ta	-	16	1	8	ICY	μPD8251 C <sub>1</sub> - 50 pF	
RxRDY Delay from Center of Data Bit	¹RX		20		24	1CY	p. 55251 Ct - 50 pr	
Internal SYNDET Delay from Center of Data Bit	tis		25		24	ICY		
External SYNDET Set-Up Time before Falling Edge of RxC	¹ES		16		16	¹CY		
TxEMPTY Delay from Center of Data Bit	ŤΤ×Ε		16		20	¹CY	µPD8251 C <sub>L</sub> 50 pF	
Control Delay from Rising Edge of WRITE (TxE, DTR, RTS)	¹wc		16		8	¹CY	·	
Control to READ Set-Up Time (DSR, CTS)	¹CR		16		20	¹CY		


Notes ① AC timings measured at VOH = 2.0, VOL = 0.8, and with load circuit of Figure 1.
② This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when TxRDY = 1.

The TxC and RxC frequencies have the following limitations with respect to CLK.

For 1X Baud Rate, f<sub>Tx</sub> or f<sub>Rx</sub> < 1/(30 t<sub>CY</sub>)

For 16X and 64X Baud Rate, f<sub>Tx</sub> or f<sub>Rx</sub> < 1/(4.5 t<sub>CY</sub>)


Reset Pulse Width = 6 t<sub>CY</sub> minimum.\*




Typical  $\Delta$  Output Delay Versus  $\Delta$  Capacitance (pF)


**TEST LOAD CIRCUIT** 

#### **TIMING WAVEFORM**




SYSTEM CLOCK INPUT






RECEIVER CLOCK AND DATA




WRITE DATA CYCLE (PROCESSOR → USART)




READ DATA CYCLE (PROCESSOR ← USART)

## μPD8251/8251A



TIMING WAVEFORM (CONT.)

WRITE CONTROL OR OUTPUT PORT CYCLE (PROCESSOR → USART)




## READ CONTROL OR INPUT PORT CYCLE (PROCESSOR ← USART)

NOTES. 

1 TWC Includes the response timing of a control byte.


2 T<sub>CR</sub> Includes the effect of CTS on the TxENBL circuitry




TRANSMITTER CONTROL AND FLAG TIMING (ASYNC MODE)

#### μPD8251/8251A

## TIMING WAVEFORM (CONT.)




## RECEIVER CONTROL AND FLAG TIMING (ASYNC MODE)



EXAMPLE FORMAT + 5 BIT CHARACTER WITH PARITY AND 2 SYNC CHARACTERS

## TRANSMITTER CONTROL AND FLAG TIMING (SYNC MODE)



## RECEIVER CONTROL AND FLAG TIMING (SYNC MODE)

Notes: ① Internal sync, 2 sync characters, 5 bits, with parity.

2 External sync, 5 bits, with parity.

		1N	
NO.	SYMBOL	NAME	FUNCTION
1, 2, 27, 28 5 – 8	D <sub>7</sub> – D <sub>0</sub>	Data Bus Buffer	An 8-bit, 3-state bi-directional buffer used to interface the USART to the processor data bus. Data is transmitted or received by the buffer in response to input/output or Read/Write instructions from the processor. The Data Bus Buffer also transfers Control words, Command words, and Status.
26	Vcc	V <sub>CC</sub> Supply Voltage	+5 volt supply
4	GND	Ground	Ground
	Read/Write	e Control Logic	This logic block accepts inputs from the processor Control Bus and generates control signals for overall USART operation. The Mode Instruction and Command Instruction registers that store the control formats for device functional definition are located in the Read/Write Control Logic.
21	RESET	Reset	A "one" on this input forces the USART into the "Idle" mode where it will remain until reinitialized with a new set of control words. Minimum RESET pulse width is 6 tcy.
20	CLK	Clock Pulse	The CLK input provides for internal device timing and is usually connected to the Phase 2 (TTL) output of the $\mu$ PB8224 Clock Generator. External inputs and outputs are not referenced to CLK, but the CLK frequency must be at least 30 times the Receiver or Transmitter clocks in the synchronous mode and 4.5 times for the asynchronous mode.
10	WR	Write Data	A "zero" on this input instructs the USART to accept the data or control word which the processor is writing out on the data bus.
13	RD	Read Data	A "zero" on this input instructs the USART to place the data or status information onto the Data Bus for the processor to read.
12	C/D̄	Control/Data	The Control/Data input, in conjunction with the WR and RD inputs, informs the USART to accept or provide either a data character, control word or status information via the Data Bus. 0 = Data; 1 = Control.
11	CS	Chip Select	A "zero" on this input enables the USART to read from or write to the processor.
	Mod	em Control	The $\mu$ PD8251 and $\mu$ PD8251A have a set of control inputs and outputs which may be used to simplify the interface to a Modem.
22	DSR	Data Set Ready	The Data Set Ready input can be tested by the processor via Status information. The DSR input is normally used to test Modem Data Set Ready condition.
24	DTR	Data Terminal Ready	The Data Terminal Ready output can be controlled via the Command word. The DTR output is normally used to drive Modem Data Terminal Ready or Rate Select lines.
23	RTS	Request to Send	The Request to Send output can be controlled via the Command word. The RTS output is normally used to drive the Modem Request to Send line.
17	ČTS	Clear to Send	A "zero" on the Clear to Send input enables the USART to transmit serial data if the TxEN bit in the Command Instruction register is enabled (one).


#### TRANSMIT BUFFER

The Transmit Buffer receives parallel data from the Data Bus Buffer via the internal data bus, converts parallel to serial data, inserts the necessary characters or bits needed for the programmed communication format and outputs composite serial data on the TxD pin.

# PIN IDENTIFICATION (CONT.)

PIN			
NO.	SYMBOL	NAME	FUNCTION
Transmit Control Logic			The Transmit Control Logic accepts and outputs all external and internal signals necessary for serial data transmission.
15	TxRDY	Transmitter Ready	Transmitter Ready signals the processor that the transmitter is ready to accept a data character.  TxRDY can be used as an interrupt or may be tested through the Status information for polled operation. Loading a character from the processor automatically resets TxRDY, on the leading edge.
18	T×E	Transmitter Empty	The Transmitter Empty output signals the processor that the USART has no further characters to transmit. TxE is automatically reset upon receiving a data character from the processor. In half-duplex, TxE can be used to signal end of a transmission and request the processor to "turn the line around." The TxEn bit in the command instruction does not effect TxE. In the Synchronous mode, a "one" on this output indicates that a Sync character or characters are about to be automatically transmitted as "fillers" because the next data character has not been loaded.
9	ŤxĊ	Transmitter Clock	The Transmitter Clock controls the serial character transmission rate. In the Asynchronous mode, the TxC frequency is a multiple of the actual Baud Rate. Two bits of the Mode Instruction select the multiple to be 1x, 16x, or 64x the Baud Rate. In the Synchronous mode, the TxC frequency is automatically selected to equal the actual Baud Rate.  Note that for both Synchronous and Asynchronous modes, serial data is shifted out of the USART by the falling edge of TxC.
19	TxD	Transmitter Data	The Transmit Control Logic outputs the composite serial data stream on this pin.

μPD8251 AND μPD8251A INTERFACE TO 8080 STANDARD SYSTEM BUS



The Receive Buffer accepts serial data input at the  $\overline{\text{RxD}}$  pin and converts the data from serial to parallel format. Bits or characters required for the specific communication technique in use are checked and then an eight-bit "assembled" character is readied for the processor. For communication techniques which require less than eight bits, the  $\mu\text{PD8251}$  and  $\mu\text{PD8251A}$  set the extra bits to "zero."

#### RECEIVE BUFFER

PIN IDENTIFICATION (CONT.)

PIN			FUNCTION
NO.	SYMBOL	NAME	FUNCTION
Receiver Control Logic		ontrol Logic	This block manages all activities related to incoming data.
14	R×RDY	Receiver Ready	The Receiver Ready output indicates that the Receiver Buffer is ready with an "assembled" character for input to the processor. For Polled operation, the processor can check RxRDY using a Status Read or RxRDY can be connected to the processor interrupt structure. Note that reading the character to the processor automatically resets RxRDY.
25	ĀxC	Receiver Clock	The Receiver Clock determines the rate at which the incoming character is received. In the Asynchronous mode, the $\overline{RxC}$ frequency may be 1.16 or 64 times the actual Baud Rate but in the Synchronous mode the $\overline{RxC}$ frequency must equal the Baud Rate. Two bits in the mode instruction select Asynchronous at 1x, 16x or 64x or Synchronous operation at 1x the Baud Rate.  Unlike $\overline{TxC}$ , data is sampled by the $\mu$ PD8251 and $\mu$ PD8251A on the rising edge of $\overline{RxC}$ .
3	R×D	Receiver Data	A composite serial data stream is received by the Receiver Control Logic on this pin.
16	SYNDET (μPD8251)	Sync Detect	The SYNC Detect pin is only used in the Synchronous mode. The µPD8251 may be programmed through the Mode Instruction to operate in either the internal or external Sync mode and SYNDET then functions as an output or input respectively. In the internal Sync mode, the SYNDET output will go to a "one" when the µPD8251 has located the SYNC character in the Receive mode. If double SYNC character (bi-sync) operation has been programmed, SYNDET will go to "one" in the middle of the last bit of the second SYNC character. SYNDET is automatically reset to "zero" upon a Status Read or RESET. In the external SYNC mode, a "zero" to "one" transition on the SYNDET input will cause the µPD8251 to start assembling data character on the next falling edge of RxC. The length of the SYNDET input should be at least one RxC period, but may be removed once the µPD8251 is in SYNC.
16	SYNDET/BD (µPD8251A)	Sync Detect/ Break Detect	The SYNDET/BD pin is used in both Synchronous and Asynchronous modes. When in SYNC mode the features for the SYNDET pin described above apply. When in Asynchronous mode, the Break Detect output will go high when an all zero word of the programmed length is received. This word consists of: start bit, data bit, parity bit and one stop bit. Reset only occurs when Rx data returns to a logic one state or upon chip reset. The state of Break Detect can be read as a status bit.

Note: 1 Since the µPD8251 and µPD8251A will frequently be handling both the reception and transmission for a given link, the Receive and Transmit Baud Rates will be same. RxC

and TxC then require the same frequency and may be tied together and connected to a single clock source or Baud Rate Generator.

Examples:

If the Baud Rate equals 110 (Async):

If the Baud Rate equals 300:

RxC or TxC equals 110 Hz (1x)
RxC or TxC equals 1.76 KHz (16x)
RxC or TxC equals 7.04 KHz (64x)

RxC or TxC equals 300 Hz (1x) A or S RxC or TxC equals 4800 Hz (16x) A only RxC or TxC equals 19.2 KHz (64x) A only

# OPERATIONAL DESCRIPTION

A set of control words must be sent to the  $\mu$ PD8251 and  $\mu$ PD8251A to define the desired mode and communications format. The control words will specify the BAUD rate factor (1x, 16x, 64x), character length (5 to 8), number of STOP bits (1, 1-1/2, 2) Asynchronous or Synchronous mode, SYNDET (IN or OUT), parity, etc.

After receiving the control words, the  $\mu$ PD8251 and  $\mu$ PD8251A are ready to communicate. TxRDY is raised to signal the processor that the USART is ready to receive a character for transmission. When the processor writes a character to the USART, TxRDY is automatically reset.

Concurrently, the  $\mu$ PD8251 and  $\mu$ PD8251A may receive serial data; and after receiving an entire character, the RxRDY output is raised to indicate a completed character is ready for the processor. The processor fetch will automatically reset RxRDY.

Note:

The  $\mu$ PD8251 and  $\mu$ PD8251A may provide faulty RxRDY for the first read after power-on or for the first read after receive is re-enabled by a command instruction (RxE). A dummy read is recommended to clear faulty RxRDY. But this is not the case for the first read after hardware or software reset after the device operation has once been established.

The  $\mu$ PD8251 and  $\mu$ PD8251A cannot transmit until the TxEN (Transmitter Enable) bit has been set by a Command Instruction and until the  $\overline{\text{CTS}}$  (Clear to Send) input is a "zero". TxD is held in the "marking" state after Reset awaiting new control words.

#### **USART PROGRAMMING**

The USART must be loaded with a group of two to four control words provided by the processor before data reception and transmission can begin. A RESET (internal or external) must immediately proceed the control words which are used to program the complete operational description of the communications interface. If an external RESET is not available, three successive 00 Hex or two successive 80 Hex command instructions ( $C/\overline{D} = 1$ ) followed by a software reset command instruction (40 Hex) can be used to initialize the  $\mu PD8251$  and  $\mu PD8251A$ .

There are two control word formats:

- 1. Mode Instruction
- 2. Command Instruction


#### MODE INSTRUCTION

This control word specifies the general characteristics of the interface regarding the Synchronous or Asynchronous mode, BAUD rate factor, character length, parity, and number of stop bits. Once the Mode Instruction has been received, SYNC characters or Command Instructions may be inserted depending on the Mode Instruction content.

#### COMMAND INSTRUCTION

This control word will be interpreted as a SYNC character definition if immediately preceded by a Mode Instruction which specified a Synchronous format. After the SYNC character(s) are specified or after an Asynchronous Mode Instruction, all subsequent control words will be interpreted as an update to the Command Instruction. Command Instruction updates may occur at any time during the data block. To modify the Mode Instruction, a bit may be set in the Command Instruction which causes an internal Reset which allows a new Mode Instruction to be accepted.

TYPICAL DATA BLOCK



NOTE (1)

The second SYNC character is skipped if MODE instruction has programmed the  $\mu$ PD8251 and  $\mu$ PD8251A to single character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the  $\mu$ PD8251 and  $\mu$ PD8251A to ASYNC mode.

The  $\mu$ PD8251 and  $\mu$ PD8251A can operate in either Asynchronous or Synchronous communication modes. Understanding how the Mode Instruction controls the functional operation of the USART is easiest when the device is considered to be two separate components (one asynchronous and the other synchronous) which share the same support circuits and package. Although the format definition can be changed at will or "on the fly", the two modes will be explained separately for clarity.

MODE INSTRUCTION DEFINITION


When a data character is written into the  $\mu$ PD8251 and  $\mu$ PD8251A, the USART automatically adds a START bit (low level or "space") and the number of STOP bits (high level or "mark") specified by the Mode Instruction. If Parity has been enabled, an odd or even Parity bit is inserted just before the STOP bit(s), as specified by the Mode Instruction. Then, depending on CTS and TxEN, the character may be transmitted as a serial data stream at the TxD output. Data is shifted out by the falling edge of TxC at TxC, TxC/16 or TxC/64, as defined by the Mode Instruction.

ASYNCHRONOUS TRANSMISSION

If no data characters have been loaded into the  $\mu$ PD8251 and  $\mu$ PD8251A, or if all available characters have been transmitted, the TxD output remains "high" (marking) in preparation for sending the START bit of the next character provided by the processor. TxD may be forced to send a BREAK (continuously low) by setting the correct bit in the Command Instruction.

The RxD input line is normally held "high" (marking) by the transmitting device. A falling edge at RxD signals the possible beginning of a START bit and a new character. The START bit is checked by testing for a "low" at its nominal center as specified by the BAUD RATE. If a "low" is detected again, it is considered valid, and the bit assembling counter starts counting. The bit counter locates the approximate center of the data, parity (if specified), and STOP bits. The parity error flag (PE) is set, if a parity error occurs. Input bits are sampled at the RxD pin with the rising edge of  $\overline{RxC}$ . If a high is not detected for the STOP bit, which normally signals the end of an input character, a framing error (FE) will be set. After a valid STOP bit, the input character is loaded into the parallel Data Bus Buffer of the  $\mu$ PD8251 and  $\mu$ PD8251A and the RxRDY signal is raised to indicate to the processor that a character is ready to be fetched. If the processor has failed to fetch the previous character, the new character replaces the old and the overrun flag (OE) is set. All the error flags can be reset by setting a bit in the Command Instruction. Error flag conditions will not stop subsequent USART operation.

ASYNCHRONOUS RECEIVE



- Notes: 
  (i) Generated by µPD8251/8251A
  (iii) Does not appear on the Data Bus.
  (iii) If character length is defined as 5, 6, or 7 bits, the unused bits are set to "zero."

As in Asynchronous transmission, the TxD output remains "high" (marking) until the  $\mu$ PD8251 and  $\mu$ PD8251A receive the first character (usually a SYNC character) from the processor. After a Command Instruction has set TxEN and after Clear to Send (CTS) goes low, the first character is serially transmitted. Data is shifted out on the falling edge of TxC and the same rate as TxC.

SYNCHRONOUS TRANSMISSION

Once transmission has started, Synchronous Mode format requires that the serial data stream at TxD continue at the  $\overline{\text{TxC}}$  rate or SYNC will be lost. If a data character is not provided by the processor before the  $\mu\text{PD8251}$  and  $\mu\text{PD8251A}$  Transmit Buffer becomes empty, the SYNC character(s) loaded directly following the Mode Instruction will be automatically inserted in the TxD data stream. The SYNC character(s) are inserted to fill the line and maintain synchronization until new data characters are available for transmission. If the  $\mu\text{PD8251}$  and  $\mu\text{PD8251A}$  become empty, and must send the SYNC character(s), the TxEMPTY output is raised to signal the processor that the Transmitter Buffer is empty and SYNC characters are being transmitted. TxEMPTY is automatically reset by the next character from the processor.

In Synchronous Receive, character synchronization can be either external or internal. If the internal SYNC mode has been selected, and the Enter HUNT (EH) bit has been set by a Command Instruction, the receiver goes into the HUNT mode.


SYNCHRONOUS RECEIVE

Incoming data on the RxD input is sampled on the rising edge of  $\overline{RxC}$ , and the Receive Buffer is compared with the first SYNC character after each bit has been loaded until a match is found. If two SYNC characters have been programmed, the next received character is also compared. When the SYNC character(s) programmed have been detected, the  $\mu$ PD8251 and  $\mu$ PD8251A leave the HUNT mode and are in character synchronization. At this time, the SYNDET (output) is set high. SYNDET is automatically reset by a STATUS READ.

If external SYNC has been specified in the Mode Instruction, a "one" applied to the SYNDET (input) for at least one RxC cycle will synchronize the USART.


Parity and Overrun Errors are treated the same in the Synchronous as in the Asynchronous Mode. If not in HUNT, parity will continue to be checked even if the receiver is not enabled. Framing errors do not apply in the Synchronous format.


The processor may command the receiver to enter the HUNT mode with a Command Instruction which sets Enter HUNT (EH) if synchronization is lost.



MODE INSTRUCTION FORMAT SYNCHRONOUS MODE

# TRANSMIT/RECEIVE FORMAT SYNCHRONOUS MODE





Note ① If character length is defined as 5, 6 or 7 bits, the unused bits are set to "zero."

# COMMAND INSTRUCTION FORMAT

After the functional definition of the  $\mu$ PD8251 and  $\mu$ PD8251A has been specified by the Mode Instruction and the SYNC character(s) have been entered (if in SYNC mode), the USART is ready to receive Command Instructions and begin communication. A Command Instruction is used to control the specific operation of the format selected by the Mode Instruction. Enable Transmit, Enable Receive, Error Reset and Modem Controls are controlled by the Command Instruction.

After the Mode Instruction and the SYNC character(s) (as needed) are loaded, all subsequent "control writes" ( $C/\overline{D}=1$ ) will load or overwrite the Command Instruction register. A Reset operation (internal via CMD IR or external via the RESET input) will cause the  $\mu$ PD8251 and  $\mu$ PD8251A to interpret the next "control write", which must immediately follow the reset, as a Mode Instruction.

#### STATUS READ FORMAT

It is frequently necessary for the processor to examine the status of an active interface device to determine if errors have occurred or if there are other conditions which require a response from the processor. The  $\mu$ PD8251 and  $\mu$ PD8251A have features which allow the processor to read the device status at any time. A data fetch is issued by the processor while holding the  $C/\overline{D}$  input "high" to obtain device Status Information. Many of the bits in the status register are copies of external pins. This dual status arrangement allows the  $\mu$ PD8251 and  $\mu$ PD8251A to be used in both Polled and interrupt driven environments. Status update can have a maximum delay of 16 clock periods in the  $\mu$ PD8251 and 28 clock periods in the  $\mu$ PD8251A.

#### **PARITY ERROR**

When a parity error is detected, the PE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. PE being set does not inhibit USART operation.

#### **OVERRUN ERROR**

If the processor fails to read a data character before the one following is available, the OE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. Although OE being set does not inhibit USART operation, the previously received character is overwritten and lost.


# FRAMING ERROR ①

If a valid STOP bit is not detected at the end of a character, the FE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. FE being set does not inhibit USART operation.

Note: 1 ASYNC mode only.

COMMAND INSTRUCTION FORMAT

STATUS READ FORMAT




② TxRDY status bit is not totally equivalent to the TxRDY output pin, the relationship is as follows:


TxRDY status bit = DB Buffer Empty

TxRDY (pin 15) = DB Buffer Empty • CTS • TxEn


# APPLICATION OF THE $\mu$ PD8251 AND $\mu$ PD8251A




ASYNCHRONOUS SERIAL INTERFACE TO CRT TERMINAL, DC to 9600 BAUD




#### **ASYNCHRONOUS INTERFACE TO TELEPHONE LINES**



#### SYNCHRONOUS INTERFACE TO TERMINAL OR PERIPHERAL DEVICE




SYNCHRONOUS INTERFACE TO TELEPHONE LINES



PACKAGE OUTLINES μPD8251C μPD8251AC

**Plastic** 

ITEM	MILLIMETERS	INCHES
Α	38.0 MAX.	1.496 MAX.
В	2.49	0.098
С	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
Н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
κ	15.24	0.6
Ļ	13.2	0.52
М	0.25 <sup>+ 0.10</sup>	0.01 <sup>+ 0.004</sup> 0.002



μPD8251D μPD8251AD

Ceramic

ITEM	MILLIMETERS	INCHES
Α	51,5 MAX.	2.03 MAX.
В	1.62 MAX.	0.06 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
Н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
К	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
M 0.25 ± 0.05		0.01 ± 0.0019

This appendix contains electrical schematics for the following ADVANTAGE PC boards.

- 1. Main Board
- 2. SIO Board
- 3. PIO Board
- 4. Keyboard
- 5. Floppy Disk Drive
- 6. Hard Disk Drive
- 7. Video


These schematics reflect the most recent release of the ADVANTAGE computer. For schematics of prior releases, refer to previous editions of the ADVANTAGE Technical Manual.


The schematic for the Keyboard PC Board is reprinted herein with the permission from the Key Tronics Corporation.


The schematics for the Disk Drive PC Boards are reprinted herein with permission from the Tandon Corporation.


The schematics for the Video PC Board is reprinted herein with permission from the Elston Electronics Corporation.


•





























































GLERK-VEL H 9/79











#### INDEX

```
8035, 1-3, 1-4, 1-8, 4-18, 4-20
8251, 3-55, 3-68, 4-58, see also USART
Access Time, disk, 1-9
Acquire Mode, disk, 3-11, 4-12
ADVANTAGE
   Diagnostics, 6-1
   Troubleshooting, 7-1
ADVANTAGE Cabinet, opening and closing of, 7-16
ADVANTAGE System Description, 1-3
All Caps Flag, 3-13, 4-14
All Caps Key, 3-13, 3-17, 3-21, 4-14, 4-21
ASCII Code, 4-21
Asynchronous Mode, 3-58
Auto-Repeat Feature, 3-15, 3-22, 4-20
Auto-Repeat Flag, 3-17
Auxiliary Processor, 1-8, 4-3, 4-4, 4-11, 4-12, 4-22
   theory of operation, 4-18
Auxiliary PROM, 4-18
Backspace, 3-28
Baud Rate Register, 3-54, 3-55, 3-57, 3-64, 3-68, 4-61
Baud Rate, programming for
   asynchronous, 3-64
   synchronous, 3-68
Beep, 3-77, 3-78, 4-3, 4-9, 4-23, 4-41, see Speaker
BFH Character
   Floppy Disk, 3-32
Board ID, 3-51, 4-59
   PIO, 3-73
SIO, 3-54
Boot PROM, 1-4, 1-8, 3-1, 3-25, 3-27, 3-78, 3-79, 3-81, 4-1, 4-18
Bootstrap Firmware, 3-78
Bootstrap Program, 3-82
Bootstrap PROM, 1-3
Bootstrap Routine, 4-1, 4-18
Bootstrap, use of, 3-78
Brightness Control, 2-5
Buffer Full Signal, 3-63
Carriage Return, 3-28
Central Processor, 4-1, 4-3, 4-4
Character Overrun Flag, 3-17
 Character Overrun, Keyboard, 3-15, 3-19, 4-20
 Character Templates, 3-27
 Checksum, serial port, 3-83
 Cleaning Instructions, general, 5-1
```

#### INDEX (continued)

```
Clock Generator, Central Processor, 4-9
Clock Header, SIO, 3-59, 3-66, 3-67, 4-59
Command Acknowledge Bit, 3-13, 3-15, 4-20, 4-21
Command Code, 4-21
Configuration Header
   PIO, 3-72
   SIO, 3-59, 3-60, 3-61, 3-66, 3-67, 4-59
Control Byte
   SIO, 4-61
Controls, rear panel, 2-5
CPU, 1-8
CRC, 3-80, 3-81
CRT, 3-58
Current Loop, 1-11, 3-60, 3-61, 3-62, 4-58 Cursor, 2-1, 2-2, 3-27
Cursor Lock Flag, 3-13, 4-13
Cursor Lock Key, 3-17, 3-21, 4-13, 4-21
Cursor Template, 3-30
Data Separation Circuitry, 4-22
Dealer Diagnostics Diskette, see also Diagnostic Diskette
Default Mode, diagnostic programs, 6-4
Diagnostic Programs, 5-1, 6-1, 6-4
   disk, 6-6
   Display RAM, 6-11
   keyboard, 6-13
   Main RAM, 6-8
   SIO Board, 6-12
   Video Monitor, 6-22
Diagnostics, 6-1
Disk Controller, 4-6
Disk Drive, 1-4, 1-9, 3-14, 3-33
   removal and installation of, 7-27
Disk Drive Motors, 3-13, 4-13
Disk Sector Number, 3-12
Disk Subsystem Test, 6-6
Diskettes, 1-9
Display Flag, 3-14, 3-26, 3-27, 4-6, 4-8, 4-9
Display Interrupt, 3-11, 4-12
Display Monitor Test, 6-22
Display RAM, 1-4, 1-8, 3-1, 3-5, 3-11, 3-23, 3-27, 3-79, 4-6, 4-12
    theory of operation, 4-25
Display RAM test, 6-11
DLE Character, 3-83
Executable Memory Test, 6-8
FBH character, 3-80
FFH Character, 3-22
```

```
Floppy disk controller, 1-3, 4-3
   theory of operation, 4-22
Floppy Disk Data Format, 3-39
Floppy Disk Drive, 2-6, 4-22, 4-24
   programming the, 3-31
Floppy Disk Drive Control Register, 3-31, 3-32, 3-34, 4-23, 4-24
   Format Of, 3-33
Floppy Disk Drive Motors, 3-34
Floppy Disk Drives, 1-1, 1-3
Floppy Disk I/O Addresses, 3-31
Floppy Disk I/O Interface Registers, 3-31
Floppy Disk Read, programming for, 3-36
Floppy Disk Sector Mark, 3-32, 3-36
Floppy Disk Sector Selection, 3-35
Floppy Disk Write, programming for, 3-37
Fuse, main, 2-5
Graphics Resolution, 1-8
Hard Disk Controller, 4-3, 4-44
   Drive Control Register, 4-53
   General Control Logic, 4-51
   Host Data, 4-52
   I/O Address Decoder, 4-51
   I/O Signals, 4-46
   P/S Converter, 4-53
   RAM Address Counter, 4-53
   Read Data Separator, 4-54
   S/P Converter, 4-55
   Sector Pulse Generator, 4-52
   Status Register, 4-52
   Write/Clock Circuit, 4-54
Hard Disk Controller Board, 4-44
Hard Disk Data Format, 3-47
Hard Disk Diagnostic, 6-1, 6-23
Hard Disk Drive, 1-1, 1-3, 3-40, 4-55
Hard Disk Drive Control Register, 3-43
Hard Disk Drive Controller, 3-40
Hard Disk Driver Program, 3-40
Hard Disk Head Positioning, 3-45
Hard Disk I/O Commands, 3-40, 3-41
Hard Disk I/O Ports, 3-40
Hard Disk Read, 3-49
Hard Disk Status Bits, 3-44
Hard Disk Track and Sector Format, 4-44
Hard Disk Troubleshooting, 7-11
Hard Disk Write, 3-50
Home Cursor, 3-28
```

#### INDEX (continued)

```
I/O Address Decoder, 4-9
I/O Board Interface, 4-3, 4-12
   theory of operation, 4-36
I/O Board Slots, 1-4
I/O Boards, 2-5, 3-8, 3-11, 3-14, 3-75, 4-6
I/O Commands, 3-11, 3-12, 4-12
I/O Control Register, 3-9, 3-12, 4-4, 4-9, 4-11, 4-12
   format of, 3-11
I/O Interface Registers, 3-9
I/O Interrupt, 3-14, 4-8
I/O Reset, 3-11, 3-17, 3-54, 3-72, 4-12
I/O Select PROM, 4-9, 4-10
I/O Status Register 1, 3-9, 4-4, 4-7, 4-8, 4-9
   format of, 3-14
I/O Status Register 2, 3-9, 4-9, 4-19, 4-20
   format of, 3-15
Installation procedures for assemblies, 7-15
Integrity Test, 6-4
Interrupt, 3-7, 3-12, 3-17, 3-18, 3-27, 3-53, 3-55, 3-56, 3-73,
   3-74, 3-75, 3-78, 4-6, 4-8, 4-12, 4-13, 4-16, 4-19, 4-37
Interrupt Mask
   PIO, 3-72, 3-73, 3-74, 3-75, 3-76, 4-67, 4-69
   SIO, 3-54, 3-55, 3-56, 3-57, 3-58, 4-59, 4-61, 4-62
Interrupt Mode, 3-5
Interrupt Service Routine, 3-5
Interrupts
   sources of, 3-7
Jumper W4, 3-8, 4-16
Keyboard, 1-3, 1-4, 1-8, 3-8, 3-12, 3-18, 3-19, 4-3, 4-6, 4-13, 4-21
   removal and installation of, 7-20
   theory of operation, 4-18
   Use Of, 2-1
Keyboard Buffer, 3-15, 3-19, 4-20, 4-21
Keyboard Data, 3-19
Keyboard Data Flag, 3-12, 3-15, 3-17, 3-18, 4-13, 4-20
Keyboard Interrupt, 3-14, 4-8
Keyboard Maskable Interrupt Flag, 3-12, 3-17, 4-13
Keyboard Non-maskable Interrupt Flag, 3-13, 4-14
Keyboard Reset Feature, 2-9, 3-13, 4-6
Keyboard Test, 6-13
Keyboard, programming the, 3-16
Latency, disk, 1-9
Line Feed, 3-28
Main Board Floppy Disk Power Pins, 7-10
Main Board Input Power Pins, 7-6
```

```
Main Board Video Interface Pins, 7-6
Main PC Board, 3-8
theory of operation, 4-1
Main RAM, 1-4, 1-8, 3-1, 3-6, 3-8, 3-79, 4-6
   Theory Of Operation, 4-15
Main RAM Parity, see Parity, Main RAM
Main RAM test, 6-8
Maintenance, preventive, 5-1
Maskable Interrupt, 3-8, 4-6
Memory, 1-3
Memory Mapping, 3-1
Memory Mapping Registers, 3-2, 4-9
Memory Mapping Registors
   theory of operation, 4-4
Memory Parity, see Parity, Main RAM
Memory Parity Error, 3-8
Mini-Monitor, 2-8, 4-18, 6-1, 6-2
   Commands, 6-3
Monitor, 1-3
Monitor Routine, 4-1
Non-Maskable Interrupt, 3-14, 4-6, 4-8, 4-9
Non-Maskable Interrupts, 3-8
Numeric Keypad, 1-4
Numeric Pad, 1-8, 2-2
Parity Error, 3-8, 4-16
   programming for, 3-6
Parity Error Flag, 3-6, 4-16
Parity, Main RAM, 4-1, 4-15, 4-16
   programming for, 3-6
Phase Locked Loop, 4-32, 4-43
PIO Board, 1-4
   programming the, 3-72
   Theory of Operation, 4-63
Power Consumption, ADVANTAGE, 1-7
Power Reset, 3-8, 3-78, 4-43
Power Supply Components, removal and installation of, 7-30
Precompensation, floppy disk write, 3-33, 4-24
Preventive Maintenance, 5-1
Printer, 3-58, 3-63, 3-72
Programming Information, 3-1
Refresh Rate, video, 1-8
Removal and installation procedures
   disk drive, 7-27
   keyboard, 7-20
   power supply components, 7-30
Removal procedures for assemblies, 7-15
```

#### INDEX (continued)

```
Reset Pushbutton, 2-5, 3-8, 3-18, 4-6
RS-232, 1-11, 3-58, 3-60
Screen Blanking, 3-27
Screen Format, 3-23
Screen Mapping, 3-23
Sector Mark, 3-14, 4-8
Sector Number, 4-21
Sector Pulse, 4-19, 4-20
Seek, floppy disk head, 3-34
Serial Port, 4-1
Single Block Mode, 6-4
SIO Board, 1-4
   programming the, 3-54
   theory of operation, 4-58
SIO Board Test, 6-12
Speaker, 1-4, 3-11, 4-3, 4-12, 4-23
   programming the, 3-77
   theory of operation, 4-41
Specifications of The ADVANTAGE, 1-7
Stack Pointer, Z80, 3-78
Start Scan Register, 3-25, 3-26, 4-9, 4-27, 4-32
Status Byte
   PIO, 3-74, 3-75, 3-76, 4-67, 4-68
   SIO, 3-57, 4-61
Status Register, see I/O Status Register
Step Pulse, floppy disk head, 3-33, 4-24
Sync Byte
   Disk, 3-80
   Floppy Disk, 3-32
Serial Port, 3-82
Synchronous Mode, 3-66
System Startup, 2-7
Teletype, 3-58, 3-60
Theory of operation, ADVANTAGE, 4-1
Tone, 3-11, 3-78, 4-41, see also Speaker
Track 0, 3-14, 4-8
Troubleshooting
   Chart, 7-2
   Procedures, 7-2
   Tools, 7-1
USART, 3-54, 3-55, 3-57, 3-58, 3-64, 3-68, 3-82, 4-58, see also 8251
Video
   blanking, 3-11, 3-27, 4-12, 4-28
   programming the, 3-23
```

Video (continued)
scan, 3-27
scrolling, 3-23
Video Characters, standard, 3-25
Video Driver, 3-27, 4-1, 4-18
Video Generator, 4-9
theory of operation, 4-25
Video Memory Test, 6-11
Video Monitor, 1-4, 4-3, 4-25, 4-28, 4-32
Video Test, 6-22
Voltage Regulators, 4-3
theory of operation, 4-41
VTM50, 4-32
VTM60, 4-32

Warranty, 1-6
Write Protect, disk, 3-14, 4-8

280, 1-1, 1-3, 1-4, 1-8, 3-1, 3-7, 3-8, 3-78, 4-1, 4-4, 4-6

ADVANTAGE X-8 INDEX



